chicago meeting, 2013-05 10/8/2015k.-h. sulanke, desy1 digital camera trigger status may 2013 k.-h....

Chicago Meeting, 2013-0504/21/23 K.-H. Sulanke, DESY 1

Digital Camera TriggerStatus

May 2013

K.-H. Sulanke

DESY


Three New Boards DevelopedDigitalTriggerBackplane

L0Mezzanine

L0 Testboard


Digital Trigger L0 Mezzanine Board

Preamp LVDS Comparator

Diff. Analog in

LVDS out

• Schematic simulated, very low noise preamplifier

• Two PCBs, a DRAGON - and a NECTAR - version

• 6 + 6 L0 boards assembled

• First test results expected next week

Trigger threshold

DAC

Opamp Comp

Digital L0 Mezzanine

LVDS


Digital Trigger L0 Mezzanine Board

• 6 layer PCB with length-tuned signal lines

Preamplifier

Trigger- Treshold-DAC

Comparator


Digital Trigger L0 Test Board

• Testing the L0 boards AND the FE-board interface of the Dig. Trigger Backplane

• Xilinx with RS232 / RS485 interface, to set the discriminator thresholds etc.

DAC

Opamp Comp FPGA

Dig.Trigger-Bpl.

FPGA

FE-boardinterface

L0-Testboard

7

6x5 L0 by surr.clustersDigital L0

MezzanineL0

LVDS

PMTor

Pulse-Gen.

Single endedto diff.

Opamp

RS-232


Digital Trigger L0 Test Board, cont.• 120 mm x 260 mm, 6 Layer PCB, various analog and digital test points

• DESY workshop delivered the first assembled board last Friday

Xilinx

FE-boardInterfaceConnector

Analog Inputs (Lemo)

RS232 / 485 interface

Test Points

L0-Mezzanine

Preamps


The Digital Trigger Backplane Rev. 2

power

ethernet

L0 in /out and ...connectors to neighbor clusters

RJ-45

RJ-45

Xilinx

FPGA

vreg

flash

24V

ethernetpower

CLKPPS

L0_triggertriggerIP_addrHV_ena

SPI / JTAGcalib_cycreserved

flashosc

clock (opt.+power)PPSL1_trigger_outL2_trigger_in

FE-board interface,compliant toFE_BP_interface_v6.d

oc by Gustavo M.


Digital Trigger Backplane, 8 Layer PCB

PCB design by

Carola Rueger DESY


Digital Trigger Backplane, cont.

Power_inClock_inPPS_inL1_outL2_in

Cluster-Position-ID switches

Local Oscillator

Xilinx Spartan-6FPGA

FE-boardGigabit port

Atmel PROM(Xilinx config.)

Test Port

Alternative power connector

FE-board24V-fuse

Local synchronousDC-DC power supply

Xilinx JTAG port

64 bit ID ROM

Temp. sensor

FE-Board connector

neighbor cluster connections


Digital Trigger Backplane, Status

• 3 boards (of 5 PCBs) assembled by the DESY workshop

• Tests :

– Power supply √

– Xilinx configuration via JTAG or PROM √

– Local and external clock √

– LVDS Interface (signal integrity) to neighbor clusters √

– Inverse mode (for testing), used as a 37 bit pattern generator √

• Minimum (clean) signal width is 1.25 ns

– Combined power / clock / pps / L1_out / L2_in RJ45-connection √

• Saves cabling

– Various trigger alghorithms (firmware), ongoing

– distributed schema for clock / PPS / L1 (firmware), -

– Temperature sensor, -

– FE-board interface , -

Chicago Meeting, 2013-05

04/21/23 K.-H. Sulanke, DESY 11

Combined Power and Clock Input• 24V, clock, and PPS over a single wire pair

• requires a single cat5e cable per cluster only (+ gigabit ethernet cable)

• Current jumps of 0.8 A did not influence the (recovered) clock quality

Cat5e -Wire Pair

Standard mode

Combined mode

1 Clock_in Clock_in / PPS_in / 24V

2 PPS_in GND

3 Trig_L1_out Trig_L1_out

4 Trig_L2_in Trig_L2_in

FE-boardGigabit port

CombinedPower andClock input

Ext_Clock_PPS

Clock_recovered

PPS_recovered

Clock+pps

24V

Alternative Power conn.


The Centralized Trigger Schema with L2

• L2 also based on Xilinx-Spartan 6 FPGAs

• L2 is a crate, ~ 50 x 20 x 20 cm, ~ 11 kg

– 18 x CSB (Cluster Service Board)

– 1 x L2CB (L2 Controller Board)

• Ethernet interface

• Optical / electrical camera trigger output

PMT = Photomultiplier TubeFEB = Frontend BoardDTB = Digital Trigger Backplane CSB = Cluster Service BoardL2CB = L2 Controller Board

L0FEB

DTB

FPGAPMT

L1 CSBL2

#01

…

#16L0FEB

FPGA

L1

Sector_trig

#01

…

#18FPGA

FPGA

Camera_trig

GPS_clock

PMT

ethernet

L2CB7 7

77

L0_neighbor

L0_neighbor

24V (optional)


L2 Trigger Sectors, MST, Example• 271 cluster shown (1897 pixel)

• Each sector comprises 14..16 clusters and is connected to a certain L2 board („CSB“)


The Cluster Service Board (CSB)

Backplane

connector

XilinxFPGA

vreg

flash

24VCLKPPSL2L3sdat

JTAG

Clock_PPS_24VGND

L1_triggerL3_trigger

RJ45

RJ45

RJ45

RJ45RJ45

RJ45

RJ45

RJ45

RJ45

RJ45

RJ45

RJ45RJ45

RJ45

RJ45

RJ45

Cur_mon 16 x switch16 xCat5ecable

sClock

PPSL1_triggerL3_trigger

Or optional,including

24V


Summary

• The Digital Trigger Backplane supports both, a distributed and a centralized schema, for the L1 trigger, the clock and the PPS-signal

• Centralized trigger schema preferred by me

• Boards needed for a distributed schema (preferred by the analog trigger group):

– Digital Trigger L0 mezzanine

– Digital Trigger Backplane

• A lot of firmware writing and hardware testings needed now

• L2 hardware development with lower priority

– Single CSB sufficient for a mini camera of up to 16 clusters

• Design progress in time with the FE-board (Nectar, Dragon) development


Outlook

• Assembly of about 25 Digital Trigger Backplanes planned ( 3 x 7 plus spares) until end of July

• CSB prototype will be available end of September


Back Up Slides

Chicago Meeting, 2013-05

Digital L0 through Frontend-Board FPGA• Allows Frontend-board-FPGA with scaler

• uniform FPGA internal delay (by constraints) preferred

• Trigger threshold DAC control by trigger FPGA, optional

• Separate power island with software controllable shutdown doable

PMT

DAC

Opamp Comp

FPGA

Dig.Trigger-Bpl.

FPGAtrigger

Frontend-board

7

6x5 L0 by surr.clustersDigital L0

MezzanineL0

scaler

LVDS

04/21/23 K.-H. Sulanke, DESY

Poff


Digital Trigger Backplane, List of Key Hardware Features

• Nominal power consumption: 1.5 W

• Weight : 95 g + 10 g cabling to neighbor clusters -> 28 kg for LST

• Automatic neighbor cluster recognition (border zone)

• Synchronous DC-DC converter (24 V to 3.0 V …)

• Local clock and external clock input (any diff. > 0.1V pk-pk)

• FPGA load by JTAG cable or PROM or remote (by FE board)

• 6 x bidirectional L0 signal connection with neighbor cluster

• Temperature sensor (allows automatic delay correction, if needed)

• adjustable 8 bit cluster position ID (for unique, position-independant, firmware)

• Gigabit ethernet pass through connection to FE-board

• RJ 45 connector as combined power and clock input (single cat5e cable)


From 49 Pixel to 37 Pixel Regions

10

12

13

14

15

20

22

23

24

25

30

35

32

33

34

40

44

45

42

43

50

53

54

55

52

60

62

63

64

65

70

71

72

73

74

75

76

c

d

e

f

g

a

c

d

e

f

c

d

e

f

a

a

c

d

e

f

a

c

d

e

f

a

ac

c

d d

e

e

f

f

a

b

• Overlap still big enough

• Saves FPGA pins and money

• Allows daisy chained schema for clock/pps

Chicago Meeting, 2013-0504/21/23 DESY 21

The DTB-FPGA‘s Functionality

delay

delay

delay

delay

delay

delay

delay

37 pixeltriggerfabric

fanout

progr. delays

PLL

Xilinx Spartan 6 FPGA

trigger

pix_[0][6..0]

pix_[1][4..0]

pix_[6][4..0]

clock

from center cluster

from surrounding clusters

to surrounding clusters

pix*_[0][4..0]

calibrate STM

to L2_trigger board

FPGA

FPGA

FPGA

FPGA

FPGA

FPGA

FPGA


Digital Trigger Backplane, Basic Firmware Features

• 37 or 49 pixel areas, depending on the trigger / clock mode (distributed or centralized)

• Minimum Trigger window is 1.25 ns

• Individual L0 delay calibration in 50 ps steps


M12 Cat6 , Combined Power / Clock Input

• Instead of RJ45, more robust

• by Harting, Molex, ...

To be replaced by M12

chicago meeting, 2013-05 10/8/2015k.-h. sulanke, desy1 digital camera trigger status may 2013 k.-h....

Documents