digital logic design lab1
TRANSCRIPT
![Page 1: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/1.jpg)
![Page 2: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/2.jpg)
DIGITAL LOGIC DESIGN (2+1)
ENGR MUHAMMAD SHAKEEL AKRAMELECTRONICS ENGINEERING
FICT, BUITEMS.
![Page 3: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/3.jpg)
GRADING POLICY
3
Particulars GradingLAB
Lab Marks Evaluation Lab manual Term Project Viva Lab
Performance/Paper
15151010
![Page 4: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/4.jpg)
Online Simulator link:https://academo.org/demos/logic-gate-simulator/
Course links:1. sites.google.com/site/lecturermsakramm2. https://www.facebook.com/
LECTURERMSAKRAM
4
![Page 5: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/5.jpg)
5
Lab Manual Format
Date of conduction__________________ Date of submission___________________
Experiment no & Title
Objective :
Tools : Components :
Theory :
Procedure :
Results : (in table format)
Precautions :
Conclusion:
![Page 6: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/6.jpg)
6
LAB 1
IDL-800 Digital Trainer
![Page 7: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/7.jpg)
7
LAB 1
1. To Study the operation of different parts of Logic Trainer (IDL-800)
OBJECTIVE
![Page 8: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/8.jpg)
8
LAB 1
![Page 9: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/9.jpg)
9
LAB 11. POWERS SWITCH WITH INDICATOR2. F.G. OUTPUT AMPLITUDE ADJUSTER3. F.G. OUTPUT FREQUENCY RANGE SELECTOR4. FINE TUNE OF F.G. OUTPUT FREQUENCY5. F.G. OUTPUT WAVE FORM SELECTOR6. BCD INPUT OF 7-SEGMENT DECODER7. DC 0 to + 15 ADJUSTER8. DC 0 to -15 ADJUSTER9. FIXED DC +5V10.FUNCTION SWITCHES, +5V/0/-5V11. PULSE SWITCHES.12.DATA SWITCHES13.BREADBOARD 14.POINT TIP/BANANA SOCKET/BNC SOCKET EXCHANGE
ADAPTERS15.BUFFERED SINGLE LAMP LED DISPLAYS16.OUTPUT OF 7 SEGMENT DECORDER17.RANGE SELECTOR OF DIGITAL VOLTMETER.18.INPUT OF DIGITAL VOLTMETER19.DISPLAY OF DIGITAL VOLTMETER
![Page 10: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/10.jpg)
10
LAB 1
![Page 11: Digital logic design lab1](https://reader036.vdocuments.us/reader036/viewer/2022081722/58ecd80a1a28ab38208b45e5/html5/thumbnails/11.jpg)
11