No Slide TitleVoltage transfer characteristics, NMOS inverter with resistor load, for three resistor values
16-*
Figure 16.8
(a) NMOS inverter with saturated load and (b) driver transistor characteristics and load curve
16-*
Voltage transfer characteristics, NMOS inverter with saturated load, for three aspect ratios
16-*
(a) NMOS inverter with depletion load, (b) current-voltage characteristic of depletion load, and (c) driver transistor characteristics and load curve
16-*
Voltage transfer characteristics, NMOS inverter with depletion load, for three aspect ratios
16-*
with and without the body effect (a) enhancement load
and (b) depletion load
Composite width-to-length ratios of driver transistors in two-input NMOS logic configurations (a) NOR and (b) NAND
16-*
16-*
Figure 16.41
Square root of inverter current versus input voltage, CMOS inverter biased at either VDD = 5V or VDD = 10V
16-*
(a) Two-input CMOS NOR logic circuit and (b) truth table
16-*
(a) Two-input CMOS NAND logic circuit and (b) truth table
16-*
16-*
Figure 16.52
Clocked CMOS logic circuit (a) AND function and (b) OR function
16-*
16-*
16-*
Figure 16.87