engg 1015 tutorial
DESCRIPTION
ENGG 1015 Tutorial. Introduction to Electrical and Electronic Engineering – 2012 Fall Semester Time and Venue Class: 1430-1520 P4, every other Monday Tutor Leon LEI (me): CB 806 Contact me and TAs via Piazza Tutorial materials http://www.eee.hku.hk/~ culei/ENGG1015.html. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/1.jpg)
1
ENGG 1015 Tutorial
Introduction to Electrical and Electronic Engineering – 2012 Fall Semester
Time and Venue Class: 1430-1520 P4, every other Monday
Tutor Leon LEI (me): CB 806 Contact me and TAs via Piazza
Tutorial materials http://www.eee.hku.hk/~culei/ENGG1015.html
![Page 2: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/2.jpg)
2
ENGG 1015 Tutorial
Each class: 40 min. tutorial + 10 min. Q/A Tutorial materials
Regular tutorials Revision tutorial before examination (Tentatively) Question banks
Homework 2011, 2010 (may be obsolete) Past paper 2011, 2010 (may be obsolete)
![Page 3: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/3.jpg)
3
ENGG 1015 Tutorial
Lecture/Lab materials, announcements Course site http://www.eee.hku.hk/~engg1015/fa12/index.html
Moodle HKU Computer Center http://www.its.hku.hk/lms/moodle/v2/support_student.php,
[email protected], 2859 2480 Prompt learning materials help, peer learning Piazza
https://piazza.com/class#fall2012/engg1015 Admin help Piazza (Private post) Extra lab check-off session TA office hour (CB LG205)
Tue 1530, Tue 1630, Fri 1430, Fri 1530 Textbook No textbook
![Page 4: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/4.jpg)
4
ENGG 1015 Tutorial
Systems and Digital Circuits (I) 24 Sept Learning Objectives
Identify concepts of systems Converts between three representations of digital
logic News
Start to have laboratory sessions this week (Suggest to bring your laptop)
![Page 5: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/5.jpg)
5
Question 1: Top-down vs Bottom-up
Item Top-down Bottom-upDriven by system requirement
Driven by component integration
Construct system by composing smaller parts
Construct system by decomposing
Generate new ideas from system requirements
Synthesize new ideas from existing components
Must work with unknown system components as black-boxes
YesYesYes
YesYes
YesYes
![Page 6: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/6.jpg)
6
Question 2: Procedures in top-down and bottom-up Making a dinner (Top-down)
Decide the types of dishes according to the location, number of people, time and purpose of dinner
Design dishes according to the types of dishes, diet requirements, kitchen equipment
Find out required ingredients andsauces for each decided dishes
Get all things ready(e.g. buy and clean ingredients, prepare sauces)
Cook every dishes Bring dishes to the table
![Page 7: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/7.jpg)
7
Question 2: Procedures in top-down and bottom-up Making a dinner (Bottom-up)
Find out the ingredients available Clean and cut the ingredients according to your own skill and
available kitchen equipment Mix and match available ingredients as different dishes to meet
the dinner requirements, such as dietary requirements, location, number of people, time and purpose of dinner, etc.
Cook every dishes by the given kitchen equipment Bring dishes to the table
Making a Rube Goldberg Machine?
![Page 8: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/8.jpg)
8
Question 2: Procedures in top-down and bottom-up Making a Rube Goldberg Machine (Top-down)
Decide the types of stages according to the location, number of stages, and interface of each stage
Design stages according to the types of stages, input and output requirements
Find out the required components for each stage Get all things ready (e.g. acquire from the TA and technician) Prepare and assemble each stage Combine each stage together Fine-tune the connection between stages
![Page 9: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/9.jpg)
9
Question 2: Procedures in top-down and bottom-up Making a Rube Goldberg Machine (Bottom-up)
Find out the components available Mix and match available components as different stages to meet
the project requirements such as types of stages according to the location, number of stages, and interface of each stage etc.
Prepare and assemble each stage by the given equipment Combine each stage together Fine-tune the connection between stages
![Page 10: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/10.jpg)
10
Quick quiz 1
What is the only set of input conditions that will produce a LOW output for any OR gate?• Any one of the input is LOW• Any one of the input is HIGH• All inputs are LOW• All inputs are HIGH
![Page 11: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/11.jpg)
11
Quick quiz 2 What is the only input combination that
will produce a HIGH at the output of a five-input AND gate?• Any one of the input is LOW• Any one of the input is HIGH• All inputs are LOW• All inputs are HIGH
![Page 12: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/12.jpg)
12
Quick quiz 3 What logic level should be applied to
the second input of a two-input AND gate if the logic signal at the first input is to be inhibited (prevented) from reaching the output?• A LOW input will keep the output LOW• A LOW input will keep the output HIGH• A HIGH input will keep the output LOW• A HIGH input will keep the output HIGH
![Page 13: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/13.jpg)
Digital Logic - ENGG1015 - K. Wong
13
Representing logic operations Each function can be represented
equivalently in 3 ways: Truth table Boolean logic expression Schematics
1st semester, 2011
Truth Table
Boolean Expression
Schematics
![Page 14: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/14.jpg)
14
Conversion of three representations Truth table
Try every 0/1 combinations of every input variables
Boolean expression Simplification (Next tutorial)
Logic circuit From Boolean expression Using AND/OR/NOT gates Alternative: Bottom-up approach
![Page 15: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/15.jpg)
15
Bottom-up: Construct NOT gate, AND gate and OR gate from NAND gate
Conversion between NOT, AND, OR, NAND
1 0 1 0i)
ii)
iii)
![Page 16: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/16.jpg)
16
Question 3: From logic equations For the expression , construct the
corresponding logic circuit, using only AND, OR gates and INVERTERs (NOT gate).
x AB C D
AB C D A DCAB CD B
![Page 17: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/17.jpg)
Draw the circuit diagram to implement the expression
Draw the circuit diagram that implements the expression using gates having no more than three
inputs. )( DABCAx
X (A B)(B C)
17
![Page 18: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/18.jpg)
18
Question 3: From logic equations Boolean expressions Truth table and logic circuit (AND/OR/NOT)
![Page 19: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/19.jpg)
19
Question 3: From logic equations Boolean expressions Truth table and logic circuit (AND/OR/NOT)
![Page 20: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/20.jpg)
20
Question 4: From truth tables
Derive the Boolean expression of the output x in terms of the input
Construct the logic circuit using AND gates, OR gates, and INVERTERs.
![Page 21: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/21.jpg)
21
Solution 4
x ABC ABC ABC ABC
ABC ABC ABC ABC ABC ABC
AC B B AB C C BC A A
AC AB BC
1. Construct A/B/C2. Construct not A/B/C3. Construct AND gates4. Construct OR gate
1 2 3 4
![Page 22: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/22.jpg)
22
Question 4: From truth tables Truth table Boolean expressions and logic
circuit
![Page 23: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/23.jpg)
Determining output level from a diagram
23
![Page 24: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/24.jpg)
24
Question 5: From logic circuits
![Page 25: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/25.jpg)
25
Question 5: From logic circuits
![Page 26: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/26.jpg)
26
Quick quiz 4 What is the output expression of the following logic-
circuit diagram?
• • • • x D A B C E
x D A B C E
x D A BC E
x D A B C E
![Page 27: ENGG 1015 Tutorial](https://reader035.vdocuments.us/reader035/viewer/2022062520/56815b83550346895dc98675/html5/thumbnails/27.jpg)
27
Quick checking
True or false An AND gate output will always differ from an OR gate
output for the same input conditions.
Lecture: http://www.eee.hku.hk/~engg1015/ Tutorial: http://www.eee.hku.hk/~culei/ENGG1015.html
False