xilinx 6.3 tutorial integrated software environment (ise) set up basic environment select gates or...
TRANSCRIPT
![Page 1: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/1.jpg)
![Page 2: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/2.jpg)
Xilinx 6.3 Tutorial
Integrated Software Environment (ISE)
Set up basic environment
Select Gates or Modules toBe simulated
(Insert Program Code)
Run Waveform Simulation(Timing Simulation
Behavioral Simulation)
![Page 3: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/3.jpg)
Xilinx 6.3 Tutorial
•This example will create a 4-bit counter module using a top-level schematic as a block editor.
•This design contains HDL (Hardware Description Language) counter modules created with examples from the templates.
•1) Create a new project and counter module
•2) Modify the counter module (ISE tutorial in Documentation)
•2B) Modify the AND Module
![Page 4: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/4.jpg)
Xilinx 6.3 Integrated Software Environment (ISE)
1) Start Programs Xilinx ISE 6.x Project Navigator
2) Select File New Project
1) First Screen
3) Enter Tutorial in the Project Name field, the location will be automatically entered
4) Select Schematic from the Top Level Dropdown
5) ( hit Next )
![Page 5: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/5.jpg)
Xilinx 6.3 Tutorial
6) In the New Project Design Flow Dialog box fill in the following - Device Family: Virtex
- Device: xcv50
-Package: bg256
-Speed Grade: -6
-Synthesis Tool: XST (VHDL/Verilog)
-Simulator: Modelsim or Other
-Generated Simulation Language VHDL
7) then Next
![Page 6: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/6.jpg)
Xilinx 6.3 Tutorial
8) Create a VHDL module for a counter
Select New Source
9) Select VHDL Module
10) Type in the file name counter
11) Make sure the “Add to project” is checked
12) Select Next
![Page 7: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/7.jpg)
Xilinx 6.3 Tutorial
13) Select Next
( we will initially use predefined ports used in the template )
![Page 8: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/8.jpg)
Xilinx 6.3 Tutorial
14) Select Finish
![Page 9: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/9.jpg)
Xilinx 6.3 Tutorial
15) Select Next in the new source dialog box
![Page 10: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/10.jpg)
Xilinx 6.3 Tutorial
16) Select next in the add existing sources box
![Page 11: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/11.jpg)
Xilinx 6.3 Tutorial
17) Select finish in the summary dialog box
![Page 12: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/12.jpg)
ISE creates and displays the new project and opens the counter.vhd file in the editor
![Page 13: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/13.jpg)
Xilinx 6.3 Tutorial (Part 2)
Insert the port declarations, and the behavioral code for the VHDL counter from the ISE language templates
1) Open the language templates by selecting Edit Language templates
(or selecting the shortcut light bulb )
![Page 14: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/14.jpg)
Xilinx 6.3 Tutorial (Part 2)
2) - Select VHDL
![Page 15: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/15.jpg)
Xilinx 6.3 Tutorial (Part 2)
2) - Select VHDL
- Select Synthesis Constructs
![Page 16: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/16.jpg)
Xilinx 6.3 Tutorial (Part 2)
2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions or Coding Examples (different versions of the software)
![Page 17: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/17.jpg)
Xilinx 6.3 Tutorial (Part 2)
AND Gate2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select Basic Gates
![Page 18: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/18.jpg)
Xilinx 6.3 Tutorial (Part 2)
AND Gate2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select Basic Gates
- Select AND Gates
![Page 19: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/19.jpg)
2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select Basic Gates
- Select AND Gates
- Select 2-Input
Xilinx 6.3 Tutorial (Part 2)
AND Gate Code for AND gate
Can cut and paste into program between
Begin
End
![Page 20: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/20.jpg)
2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select Basic Gates
- Select AND Gates
- Select 2-Input
Xilinx 6.3 Tutorial (Part 2)
AND GateOr right click on and gate and choose option use in program
Option appears insert into program. Be sure the cursor is pointing to the right part of your program
![Page 21: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/21.jpg)
Xilinx 6.3 Tutorial (Part 2)
AND GateAND gate Code
![Page 22: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/22.jpg)
Xilinx 6.3 Tutorial (Part 2)
AND GateManually insert Port statements
![Page 23: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/23.jpg)
Xilinx 6.3 Tutorial (Part 2)
Counter Example2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select counter
![Page 24: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/24.jpg)
2) - Select VHDL
- Select Synthesis Constructs
- Select Common Functions
- Select counter
- Select 4-Bit
Xilinx 6.3 Tutorial (Part 2)
Counter Example
Copy and paste code
![Page 25: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/25.jpg)
The counter.vhd should look like this
Xilinx 6.3 Tutorial (Part 2)
Counter Example
Code pasted
![Page 26: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/26.jpg)
The counter.vhd should look like this
Xilinx 6.3 Tutorial (Part 2)
Counter Example
Port code manually type in, or paste from comment code
0 )
![Page 27: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/27.jpg)
Xilinx 6.3 Tutorial (Part 3)
Creating a test Bench Waveform Source
1) Select the counter.vhd in the sources project window
2) Select Project new source
![Page 28: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/28.jpg)
Xilinx 6.3 Tutorial (Part 3)
3) In the new source dialog box select Test Bench Waveform
4) Type in the name counter_tbw
5) Select Next
![Page 29: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/29.jpg)
6) Click Next (you could associate you test bench with other sources)
Xilinx 6.3 Tutorial (Part 3)
7) Click Finish
![Page 30: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/30.jpg)
Xilinx 6.3 Tutorial (Part 3)
AND Gate
Output Waveform for AND Gate
![Page 31: Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform](https://reader035.vdocuments.us/reader035/viewer/2022062318/5519b7ac5503466f578b4856/html5/thumbnails/31.jpg)
Xilinx 6.3 Tutorial (Part 3)
Output Waveform of circuit Counter.