vhdl coding tips and tricks - · pdf filevhdl coding tips and tricks home vhdl faqs example...
TRANSCRIPT
Get interesting tips and tricks in VHDL programming
VHDL coding tips and tricksVHDL coding tips and tricks
Home VHDL FAQs Example Codes Testimonials About me Disclaimer Homework or Project
Contact me for VHDL projects or assignments
MONDAY, JUNE 27, 2011
Non-synthesisable VHDL code for 8 point FFT algorithm
A Fast Fourier Transform(FFT) is an efficient algorithm for calculating the discrete Fourier transform of a set of data. A DFT basically
decomposes a set of data in time domain into different frequency components. DFT is defined by the following equation:
A FFT algorithm uses some interesting properties of the above formula to simply the calculations. You can read more about these FFT
algorithms here.
Many students have been asking doubts regarding vhdl implementation of FFT, so I decided to write a sample code. I have selected 8 point
decimation in time(DIT) FFT algorithm for this purpose. In short I have wrote the code for this flow diagram of FFT.
This is just a sample code, which means it is not synthesisable. I have used real data type for the inputs and outputs and all calculations
are done using the math_real library. The inputs can be complex numbers too.
To define the basic arithmetic operations between two complex numbers I have defined some new functions which are available in the
package named fft_pkg. The component named, butterfly , contains the basic butterfly calculations for FFT as shown in this flow diagram.
I wont be going any deep into the theory behind FFT here. Please visit the link given above or Google for in depth theory. There are 4 vhdl
codes in the design,including the testbench code, and are given below.
The package file - fft_pkg.vhd:
library IEEE;use IEEE.std_logic_1164.all;use IEEE.MATH_REAL.ALL;
package fft_pkg is
type complex is record r : real; i : real; end record;
type comp_array is array (0 to 7) of complex;type comp_array2 is array (0 to 3) of complex;
function add (n1,n2 : complex) return complex;function sub (n1,n2 : complex) return complex;function mult (n1,n2 : complex) return complex;
end fft_pkg;
package body fft_pkg is
--addition of complex numbersfunction add (n1,n2 : complex) return complex is
variable sum : complex;
begin sum.r:=n1.r + n2.r;sum.i:=n1.i + n2.i;return sum;end add;
--subtraction of complex numbers.function sub (n1,n2 : complex) return complex is
variable diff : complex;
SEARCH THIS BLOG
TRANSLATE THIS PAGE
Enter your email address:
Subscribe
Delivered by
GET UPDATES
Join this siteJoin this sitew ith Google Friend Connect
Members (268) More »
Already a member? Sign in
LIKED THIS BLOG ?
vhdl tips (28) examples(14) xilinx errors (9) xilinx tipsmodel (4) core generator (4)
LABELS
(3) f ile handling (3) f ixed point package
(3) port mapping (3) real variable
model (2) LFSR (2) counters (2)
(1) Buffers (1) C and VHDL (1)
Frequency measurement (1) arrays and records
comparator (1) distributed RAM
clock (1) generate (1) pipelining
sensitivity l ist (1) sequence detector
Find us on Facebook
Rachit Nandu A y men
V-codes
629 people like V-codes.
Like
Facebook social plugin
0ShareShare More Next Blog»
begin diff.r:=n1.r - n2.r;diff.i:=n1.i - n2.i;return diff;end sub;
--multiplication of complex numbers.function mult (n1,n2 : complex) return complex is
variable prod : complex;
begin prod.r:=(n1.r * n2.r) - (n1.i * n2.i);prod.i:=(n1.r * n2.i) + (n1.i * n2.r);return prod;end mult;
end fft_pkg;
The top level entity - fft8.vhd:
library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.MATH_REAL.ALL;library work;use work.fft_pkg.ALL;
entity fft8 isport( s : in comp_array; --input signals in time domain y : out comp_array --output signals in frequency domain );end fft8;
architecture Behavioral of fft8 is
component butterfly is port( s1,s2 : in complex; --inputs w :in complex; -- phase factor g1,g2 :out complex -- outputs );end component; signal g1,g2 : comp_array := (others => (0.0,0.0));--phase factor, W_N = e(-j*2*pi/N) and N=8 here.--W_Ni = cos(2*pi*i/N) - j*sin(2*pi*i/N); and i has range from 0 to 7.constant w : comp_array2 := ( (1.0,0.0), (0.7071,-0.7071), (0.0,-1.0), (-0.7071,-0.7071) );
begin
--first stage of butterfly's.bf11 : butterfly port map(s(0),s(4),w(0),g1(0),g1(1));bf12 : butterfly port map(s(2),s(6),w(0),g1(2),g1(3));bf13 : butterfly port map(s(1),s(5),w(0),g1(4),g1(5));bf14 : butterfly port map(s(3),s(7),w(0),g1(6),g1(7));
--second stage of butterfly's.bf21 : butterfly port map(g1(0),g1(2),w(0),g2(0),g2(2));bf22 : butterfly port map(g1(1),g1(3),w(2),g2(1),g2(3));bf23 : butterfly port map(g1(4),g1(6),w(0),g2(4),g2(6));bf24 : butterfly port map(g1(5),g1(7),w(2),g2(5),g2(7));
--third stage of butterfly's.bf31 : butterfly port map(g2(0),g2(4),w(0),y(0),y(4));bf32 : butterfly port map(g2(1),g2(5),w(1),y(1),y(5));bf33 : butterfly port map(g2(2),g2(6),w(2),y(2),y(6));bf34 : butterfly port map(g2(3),g2(7),w(3),y(3),y(7)); end Behavioral;
Butterfly component - butterfly.vhd:
library IEEE;use IEEE.STD_LOGIC_1164.ALL;library work;use work.fft_pkg.ALL;
entity butterfly is port( s1,s2 : in complex; --inputs w :in complex; -- phase factor g1,g2 :out complex -- outputs );end butterfly;
architecture Behavioral of butterfly is
► ► 2012 (6)
▼ ▼ 2011 (16)
► ► July 2011 (3)
▼ ▼ June 2011 (4)
Non-synthesisable VHDL code for 8 point FFTalgori...
VHDL code for a 4 tap FIR filter
VHDL code for a simple ALU
Using real data types in VHDL
► ► March 2011 (1)
► ► February 2011 (4)
► ► January 2011 (4)
► ► 2010 (74)
BLOG ARCHIVE
VISITORS
Posted by vipin at 10:46 PM
Reactions: Good (1) Bad (0) Average (0)
Labels: FFT, useful codes
VHDL code for a
simple ALU
Not enough I/O
pins in the FPGA
board for your
design?
How to implement
State machines in
VHDL?
Fixed Point
Operations in
VHDL : Tutorial
Series Part 3
Sequence detector
using state
machine in VHDL
begin
--butterfly equations.g1 <= add(s1,mult(s2,w));g2 <= sub(s1,mult(s2,w));
end Behavioral;
Testbench code - tb_fft8.vhd:
LIBRARY ieee;USE ieee.std_logic_1164.ALL;library work;use work.fft_pkg.all;
ENTITY tb ISEND tb;
ARCHITECTURE behavior OF tb IS signal s,y : comp_array;
BEGIN
-- Instantiate the Unit Under Test (UUT) uut: entity work.fft8 PORT MAP ( s => s, y => y ); -- Stimulus process stim_proc: process begin --sample inputs in time domain. s(0) <= (-2.0,1.2); s(1) <= (-2.2,1.7); s(2) <= (1.0,-2.0); s(3) <= (-3.0,-3.2); s(4) <= (4.5,-2.5); s(5) <= (-1.6,0.2); s(6) <= (0.5,1.5); s(7) <= (-2.8,-4.2); wait; end process;
END;
Copy and paste the above codes into their respective files and simulate. You will get the output in the output signal 'y'. Once again, the code
is not synthesisable.
Hope the codes are helpful for you. In case you want a synthesisable version of the codes or want a customized FFT vhdl code then contact
me.
You might also like:
LinkWithin
Recommend this on Google
13 comments:
Miguel De Jesus July 25, 2011 9:55 AM
Hi,
I'm new working with VHDL. I would like to know why this code is not synthesisable???
Reply
vipin July 25, 2011 10:05 AM
@Miguel : I have used real data types in this code. 'real' type is not synthesisable. You cannot convert the real type into a hardware equivalent
circuit. so if we have to synthesis the code we have to use fixed point arithmetic for the data types.
circuit. so if we have to synthesis the code we have to use fixed point arithmetic for the data types.
Reply
Miguel De Jesus July 25, 2011 10:29 AM
Thank you Vipin,
What are other options (in addition to fixed-point) to developing a synthesisable code for 8-point fft???
Reply
vipin July 25, 2011 10:32 AM
@Maguel : There is no fixed answer to this. When you learn vhdl you will know what kind of constructs are not synthesisable. Just avoid using
those.
There are many ways to create a fft code. I suggest you learn vhdl before starting writing a fft code.
Reply
Miguel De Jesus July 25, 2011 10:41 AM
Thank you.
Reply
myworld October 13, 2011 8:32 PM
hello vipin can you tell me how to write this program i can not understand exactly you wrote 4 program her so please tell me
Reply
Aparna October 30, 2011 4:13 PM
hello vipin
how does the fixed point arithmetic work in place of real? i tried it n its not workin.Can u please help?
Reply
atin November 5, 2011 2:51 PM
when i excuting the fft_pkg.vhd.....compiler shows that fft_pkg is neither an entity nor a configaration....
so what should i do?????????
Reply
Shivaraj January 2, 2012 1:14 PM
Hello..
The code here is not executing..
Please assist me @ the earliest
Reply
rev March 7, 2012 11:24 PM
the input for fft should be of in the form of x={2,3,5,1,1,5,3,2} then how come here the sample inputs are given as s(7) <= (-2.8,-4.2);
pls reply.....
Reply
nehsr April 2, 2012 5:59 PM
Hello Vipin,
Thanks so much for the coding........ they all work fine, i would however ask you if i was to include a ram coding following your code, what
would be a suitable model for it?.......
Thanks mate.......
Reply
Mayuresh July 15, 2012 9:25 PM
Hey vipin can u suggest me the book or any other resource for learning VHDL language? Please give an early reply.............
Reply
Priya Vasanth July 30, 2012 9:01 PM
hi sir im doing my project related to cordic operator based fft.how can i implement in vhdl.could u pls suggest me as soon as possible.
Reply