soc design
DESCRIPTION
System on Chip Design is an Emerging technology, This presentation gives a basic idea about it..TRANSCRIPT
![Page 1: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/1.jpg)
SoC Design
Vinchip Systems(a Design and Verification Company)
Chennai.
![Page 2: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/2.jpg)
Agenda
1.Introduction
2.SoC Fundamentals
3.SoC Design flow
4.Query session
![Page 3: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/3.jpg)
Introduction A system on chip (SoC) is an integrated circuit (IC) that integrates all
components of a computer or other electronic system into a single chip.
It may contain digital, analog, mixed-signal, and often radio-frequency functions
all on a single chip substrate.
A SoC design is a “product creation process” Which
Starts at identifying the end-user needs (or system)
Hardware
Software
Ends at delivering a product with enough functional satisfaction to overcome the
payment from the end-user
![Page 4: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/4.jpg)
SoC Fundamentals
SoC is a collection of IP’s
IP stands for Intellectual Property.
That may be
Soft IP
Hard IP
The design starts from the specification to fabrication through the integration of
various IP’s
![Page 5: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/5.jpg)
SoC Fundamentals
![Page 6: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/6.jpg)
SoC Evaluation
![Page 7: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/7.jpg)
Board to Chip
![Page 8: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/8.jpg)
SoC Architecture
![Page 9: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/9.jpg)
SoC Architecture Hardware:
Analog: ADC, DAC, PLL, TxRx, RF…etc. Digital: Processor, Interface, Accelerator…etc. Storage: SRAM, DRAM, FLASH, ROM…etc.
Software: OS, Application
![Page 10: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/10.jpg)
SoC Device
![Page 11: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/11.jpg)
SoC Design Considerations
Architecture strategy
Design-for-test strategy
Validation strategy
Synthesis and backend strategy
Integration strategy
![Page 12: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/12.jpg)
Need of SoC
![Page 13: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/13.jpg)
Growth of the Technology
![Page 14: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/14.jpg)
Architecture Strategy Central processing core
DSP cores
On chip bus
Easy plug-and-play IPs
I/O, peripherals
Platform-based design methodology
Parameterization
Function partition
![Page 15: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/15.jpg)
Control-dominated subsystem. controls & coordinates system tasks performs reactive tasks (e.g. user interface)
Data-dominated Subsystem regular & predictable
transformational tasks well-defined DSP kernelswith high parallelism
Alternative Computing Subsystem
![Page 16: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/16.jpg)
SOC Complexity / Abstraction
![Page 17: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/17.jpg)
Conquer the SoC Complexity Use a known real entity
A pre-designed component (IP, VC reuse)
A platform (architecture reuse)
Partition
Based on functionality
Hardware and software
Modeling
At different level
Consistent and accurate
![Page 18: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/18.jpg)
What is IP?
Intellectual Property (IP)
Intellectual Property means products, technology, software,etc. that have been
protected through patents, copyrights, or trade secrets.
Virtual Component (VC)
A block that meets the Virtual Socket Interface Specification and is used as a
component in the Virtual Socket design environment. Virtual Components can
be of three forms Soft, Firm, or Hard.
Also named mega function, macro block, reusable component
![Page 19: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/19.jpg)
SoC and SIP
System-on-Chip (SoC)
Semiconductor Intellectual Property (IP)
Also known as cores, virtual components
(VCs)
Memory, processors, DSPs, I/O, peripherals
SoC = Σ IPs ?
![Page 20: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/20.jpg)
Core (IP)-Based Design
![Page 21: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/21.jpg)
IP, VC, PE, FU, …
Memory controller
Interrupt controller
Power management controller
Internal memories
Bridges
Caches
Other functions
![Page 22: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/22.jpg)
Hard, Soft, Firm IPs Hard core
Large logic circuits An ART E.g. ARM core
Soft core Tiny logic circuits Synthesize layout using standard cells with ASIC flow E.g. IPs
Firm core Medium logic circuits Need tight integration with custom cells ile-based layout like Hard core E.g. FPGA CAD tools
![Page 23: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/23.jpg)
Types of IP
![Page 24: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/24.jpg)
Differences in Design BetweenIC and IP Limitation of IC design
Number of I/O pin Design and Implement all the functionality in the silicon
Soft IP No limitation on number of I/O pin Parameterized IP Design: design all the functionality in HDL code but implement desired parts in the silicon IP compiler/Generator: select what you want !! More high level auxiliary tools to verify design More difficult in chip-level verification
Hard IP No limitation on number of I/O pin Provide multiple level abstract model Design and Implement all the functionality in the layout
![Page 25: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/25.jpg)
IP Value
Foundation IP – Cell, MegaCell
Star IP – ARM ( low power )
Niche IP – JPEG, MPEGII, TV, Filter
Standard IP – USB, IEEE1394, ADC, DAC
![Page 26: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/26.jpg)
IP Sources
Legacy IP
from previous IC
New IP
specifically designed for reuse
Licensed IP
from IP vendors
![Page 27: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/27.jpg)
Why IP ?
Don’t know how to do it
Cannot wait for new in-house development
Standard/Compatibility calls for it
PCI, USB, IEEE1394, Bluetooth
Software compatibility
Configurable
![Page 28: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/28.jpg)
SoC: A Finer View
SoC = ∫ (IPs + Platform)
Platform, or Semiconductor Infrastructure IP
Interconnect/Inter-block communication
Performance optimization
Test
Diagnosis
Repair
Power management
![Page 29: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/29.jpg)
On-Chip-Bus, OCB
Requirements Have to connect many local IPs Heterogeneous traffic Scalable capability QoS
Types Wire (zero hop) Bus (single hop) Switch, router (multi-hop) Circuit-switched Packet-switched
![Page 30: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/30.jpg)
Example: ARM OCB - AMBA
Advanced Microcontroller Bus Architecture (AMBA)
AMBA 2.0 specifies The Advanced High-performance Bus (AHB) The Advanced System Bus (ASB) The Advanced Peripheral Bus (APB) Test methodology
![Page 31: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/31.jpg)
Example-Set Top Box Controller
![Page 32: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/32.jpg)
IBM’s SoC
![Page 33: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/33.jpg)
Generic Wireless / Computing
![Page 34: SoC Design](https://reader033.vdocuments.us/reader033/viewer/2022061218/54b6e0b94a7959f4118b46a0/html5/thumbnails/34.jpg)
Emotion Engine in PS2