processor and memory organisation
DESCRIPTION
Processor and Memory Organisation. By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41. Email: [email protected] URL: microsig.webs.com. Contents. Structural unites in a processor Processor selection for an embedded system Memory devices - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/1.jpg)
Processor and Memory Organisation
By: Prof. Mahendra B. Salunke
Asst. Prof., Department of Computer Engg,
SITS, Pune-41
Email: [email protected]: microsig.webs.com
![Page 2: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/2.jpg)
Contents
• Structural unites in a processor• Processor selection for an embedded
system• Memory devices• Memory selection for an embedded system• Direct memory access (DMA)• Interfacing processor, memories and I/O
devices
![Page 3: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/3.jpg)
![Page 4: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/4.jpg)
Structural units in a processor
• MAR: Memory Address Register
• MDR: Memory Data Register
• Internal bus• Address bus• Data bus• Control bus• BIU: Bus Interface Unit
• IR: Instruction Register• ID: Instruction Decoder• CU: Control Unit• ARS: Application
Register Set• ALU: Arithmetic
Logical Unit• PC: Program Counter
![Page 5: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/5.jpg)
Structural units in a high performance processors
• SRS: System Register Set
• SP: Stack Pointer• IQ: Instruction Queue• PFCU: Prefetch
Control Unit• I-Cache: Instruction
cache• BT-Cache: Branch
Target Cache
• D-Cache: Data Cache• MMU: Memory
Management Unit• FLPU: Floating Point
Processing Unit• FRS: Floating Point
Register Unit• Advanced Processing
Units• AOU: Atomic
Operation Unit
![Page 6: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/6.jpg)
Essential Characteristics to Consider during processor selection• Instruction Cycle
Time• Internal Bus Width• CISC or RISC• PC bits and its reset
value• SP bits and its initial
reset value• Pipelined and
Superscalar Units
• On-chip memories• External Interrupts• Interrupt Controller• Bit manipulation
Instructions• Floating Point
Processor• DMA
![Page 7: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/7.jpg)
Processor Specific Features
• Big-endian mode and little-endian mode
• Burst mode memory access
• Architecture: Harvard / Princeton
• I/O address space
• Atomic operations
![Page 8: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/8.jpg)
Processor selection for an embedded system
Processor instruction time
Example
Case 1 ~ 1µs with On-chip devices and memory
Automatic Chocolate vending machine, robotic controller
Case 2 ~ 10 to 40 ns with additional external memory
2 Mbps router, image processing, voice compression
Case 3 ~ 5 to 10 ns Multi-port 100 Mbps Network Transceiver, Fast 100 Mbps switch
Case 4 < 1 ns Video processor, mobile phone system
![Page 9: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/9.jpg)
Memory devices
• ROM: – Masked ROM
– EPROM
– EEPROM
– Flash Memory
– PROM (OTP ROM)
• RAM:– SRAM
– DRAM: EDO RAM, SDRAM, RDRAM, Parameterized Distributed RAM, Parameterized Block RAM
![Page 10: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/10.jpg)
Memory selection for an embedded system
• Simple systems like automatic chocolate vending machine or robot needs no external memory
• The data acquisition system needs EEPROM or flash
• A mobile phone system needs 1MB plus RAM and 32kB plus EEPROM or flash device.
• Image / voice / video recording systems require a large flash memory
So designer selects the processor and memory bases on system’s requirements.
![Page 11: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/11.jpg)
Direct memory access (DMA)
• The DMA is required when a multi-byte data set or a block of data is to be transferred between two systems without the CPU intervention, except at the start and at the end.
• Modes of operations:– Single transfer– Burst transfer– Bulk transfer
![Page 12: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/12.jpg)
![Page 13: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/13.jpg)
Interfacing processor, memories and I/O devices
• An interfacing circuit consists of decoders and demultiplexers and is designed as per available control signal and timing diagrams of the bus signals.
• This circuit connects all the units, processor, memory devices and the IO devices.
• It is a part of the glue circuit used in the system and is in a GAL or FPGA.
![Page 14: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/14.jpg)
Interfacing memory devices and ports in 8051
![Page 15: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/15.jpg)
Interfacing memory devices and ports in 68HC11
![Page 16: Processor and Memory Organisation](https://reader034.vdocuments.us/reader034/viewer/2022051402/56815858550346895dc5b201/html5/thumbnails/16.jpg)
Contact Details:Email: [email protected]: microsig.webs.com