penn ese370 fall2014 -- dehon 1 ese370: circuit-level modeling, design, and optimization for digital...

38
Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic: part 2 (Cascading without Buffers)

Upload: benjamin-morris

Post on 18-Jan-2018

220 views

Category:

Documents


0 download

DESCRIPTION

Two XOR Gates Penn ESE370 Fall DeHon 3

TRANSCRIPT

Page 1: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Penn ESE370 Fall2014 -- DeHon1

ESE370:Circuit-Level

Modeling, Design, and Optimization for Digital Systems

Day 23: October 24, 2014Pass Transistor Logic: part 2(Cascading without Buffers)

Page 2: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Previously

Penn ESE370 Fall2014 -- DeHon2

Page 3: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Two XOR Gates

Penn ESE370 Fall2014 -- DeHon3

Page 4: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Today

• Pass Transistor Circuit– Output levels– Cascading

• Series pass transistors?• Delay

• Start on Distributed RC– Analyzing delay for pass-tr designs

Penn ESE370 Fall2014 -- DeHon4

Page 5: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Cascading Pass Transistors

Penn ESE370 Fall2014 -- DeHon5

Page 6: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Chain without Inverters• What if we did this?

Penn ESE370 Fall2014 -- DeHon6

Page 7: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Extract key path

Penn ESE370 Fall2014 -- DeHon7

Page 8: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

t=0 (after Vin transition 10)

Penn ESE370 Fall2014 -- DeHon8

Page 9: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

t=4 (after Vin transition 10)

Penn ESE370 Fall2014 -- DeHon9

Page 10: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

t=∞ (after Vin transition 10)

Penn ESE370 Fall2014 -- DeHon10

Page 11: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Focus on Pass tr

• Vgs?• Operation mode?• Current flow?

Penn ESE370 Fall2014 -- DeHon11

Page 12: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Voltage of Chain

• What is voltage at output?

Penn ESE370 Fall2014 -- DeHon12

Page 13: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

How compare

• Compare

Penn ESE370 Fall2014 -- DeHon13

Page 14: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

DC Analysis

Penn ESE370 Fall2014 -- DeHon14

Page 15: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

DC Analysis – chain of 6

Penn ESE370 Fall2014 -- DeHon15

Page 16: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Conclude

• Can chain any number of pass transistors and only drop a single Vth

Penn ESE370 Fall2014 -- DeHon16

Page 17: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Transient

Penn ESE370 Fall2014 -- DeHon17

Page 18: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Closeup

Penn ESE370 Fall2014 -- DeHon18

Page 19: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Inverter Sense

Penn ESE370 Fall2014 -- DeHon19

Page 20: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Capacitance

• What is Capacitance per stage (@y)?

Penn ESE370 Fall2014 -- DeHon20

Page 21: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Delay Setup

• What does RC circuit look like?

Penn ESE370 Fall2014 -- DeHon21

Page 22: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Pass TR Tree• What if we did this?

Penn ESE370 Fall2014 -- DeHon22

Page 23: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Path• What’s different about this?

Penn ESE370 Fall2014 -- DeHon23

Page 24: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Gate Cascade?

• What are voltages?

Penn ESE370 Fall2014 -- DeHon24

Page 25: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Demonstration Circuit

Penn ESE370 Fall2014 -- DeHon25

Page 26: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

SPICE

• TODO show spice results of voltages

Penn ESE370 Fall2014 -- DeHon26

Page 27: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Demonstration Chain

Penn ESE370 Fall2014 -- DeHon27

Page 28: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Spice

Penn ESE370 Fall2014 -- DeHon28

Page 29: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Transient Response

Penn ESE370 Fall2014 -- DeHon29

Page 30: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Conclude

• Cannot cascade degraded inputs into gates.

Penn ESE370 Fall2014 -- DeHon30

Page 31: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Distribute RC (setup)

Time Permitting

Penn ESE370 Fall2014 -- DeHon31

Page 32: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

What is response?

Penn ESE370 Fall2014 -- DeHon32

Page 33: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

What is response?

Penn ESE370 Fall2014 -- DeHon33

Page 34: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

What is response?

Penn ESE370 Fall2014 -- DeHon34

Page 35: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

SPICE Response

Penn ESE370 Fall2014 -- DeHon35

Page 36: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Intuition

• Look at series of R’s on path– Must move Q=V(C) across each R

• Not as much as if both R’s precede C’s

Penn ESE370 Fall2014 -- DeHon36

Page 37: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Idea

• There are other circuit disciplines• Can use pass transistors for logic

– Even chains of pass transistors– Sometimes gives area or delay win

• Do not cascade as easily as CMOS

Penn ESE370 Fall2014 -- DeHon37

Page 38: Penn ESE370 Fall2014 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:

Admin

• Project– Milestone 1 in– Will try to get feedback Friday evening/Sat.– Should be working hard on project– Rewarding experience

Penn ESE370 Fall2014 -- DeHon38