introduction to structured vlsi designlab preparation read the lab manual carefully to understand...
TRANSCRIPT
![Page 2: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/2.jpg)
Introduction
❑ Arithmetic Logic Unit (ALU) is the fundamentalbuilding block of the CPU in a computer.
▪ “Heart” of a processor
▪ Each processor needs at least one ALU
❑ ALU is a digital circuit that performs:
▪ Arithmetic operations (Add, Sub, . . .)
▪ Logical operations (AND, OR, NOT)
2 Lund University / EITF35/ 2019
![Page 3: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/3.jpg)
Objective of Lab3
❑ Design a simple ALU to perform the followingfunctions for its inputs (i.e. A, B):
▪ Addition: (A + B)
▪ Subtraction: (A - B)
▪ Modulo 3: (A mod 3)
3 Lund University / EITF35/ 2019
❑ It should support:
▪ Sign/unsigned operations
▪ Overflow detection
![Page 4: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/4.jpg)
Inputs/Outputs of Design
➢Inputs:
▪ 8 bits for input operands
DIP Switches (SW7..SW0)
▪ 3 control signals
Push buttons (BTNL, BTNC, CPU Reset)
▪ 100 MHz Clock
4 Lund University / EITF35/ 2019
➢Outputs:
▪ 7-segment display
![Page 5: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/5.jpg)
Assignment
5 Lund University / EITF35/ 2019
BTNC
![Page 6: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/6.jpg)
Assignment
6 Lund University / EITF35/ 2019
BTNC
![Page 7: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/7.jpg)
Assignment
7 Lund University / EITF35/ 2019
A + BBTNC
![Page 8: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/8.jpg)
Assignment
8 Lund University / EITF35/ 2019
A + B
A - BBTNC
![Page 9: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/9.jpg)
Assignment
9 Lund University / EITF35/ 2019
A + B
A - B
mod(A,3)BTNC
![Page 10: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/10.jpg)
Assignment
10 Lund University / EITF35/ 2019
A + B
A - B
mod(A,3)
BTNC
![Page 11: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/11.jpg)
Assignment
11 Lund University / EITF35/ 2019
❑Signed representation for
Negative results
❑Overflow F
![Page 12: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/12.jpg)
Top Module
12 Lund University / EITF35/ 2019
ALU_top.vhd
➢ Generate a proper .xdc file
based on the I/Os.
➢ Instantiate the Debouncer
block in the top design.
![Page 13: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/13.jpg)
ALU Architecture
13 Lund University / EITF35/ 2019
ALU_ctrl.vhd
![Page 14: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/14.jpg)
14 Lund University / EITF35/ 2019
FN [3 : 0] Operation
0000 Input A
0001 Input B
0010 Unsigned (A + B)
0011 Unsigned (A - B)
0100 Unsigned (A) mod 3
1010 Signed (A + B)
1011 Signed (A - B)
1100 Signed (A) mod 3
ALU Controller
![Page 15: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/15.jpg)
ALU Architecture
15 Lund University / EITF35/ 2019
binary2BCD.vhd
To do Arithmetic Operations
ALU.vhd
Separate Seq. & Comb. Logic
regUpdate.vhd
Similar Blocks in Lab 2
7SegDriver.vhd
![Page 16: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/16.jpg)
Lab Preparation
❑ Read the lab manual carefully to understand all the details.
❑ Read the checklist file and prepare the requirements of Lab 3.
❑ Read the Modulo3.pdf paper to design the modulo 3 operation.
❑ Design a hardware-friendly architecture for Binary to BCD
conversion.
16 Lund University / EITF35/ 2019
![Page 17: Introduction to Structured VLSI DesignLab Preparation Read the lab manual carefully to understand all the details. Read the checklist file and prepare the requirements of Lab 3. Read](https://reader030.vdocuments.us/reader030/viewer/2022040301/5e77ad93f28ef361e24abf64/html5/thumbnails/17.jpg)
Some Notes
➢Think about each block and its functionality before coding!
➢Start early!
➢Do the simulation as much as possible for your design and
sub blocks.
17 Lund University / EITF35/ 2019