integrated vlsi systems een4196 title: 4-bit parallel full adder
TRANSCRIPT
![Page 1: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/1.jpg)
GROUP: 17NAME:SHAUN PRAKASH (1061107216)JAI PRAKASH (1061105253)RAJENDRAN (1061105607)
Integrated VLSI SystemsEEN4196
Title: 4-bit Parallel Full Adder
![Page 2: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/2.jpg)
CONTENTS
Introduction Design Methodology Schematic Diagram Simulated Result Layout Conclusion
![Page 3: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/3.jpg)
INTRODUCTION
4-bit Parallel Full Adder
![Page 4: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/4.jpg)
INTRODUCTION
4-bit Parallel Full Adder Binary Addition and Operation
![Page 5: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/5.jpg)
DESIGN METHODOLOGY
![Page 6: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/6.jpg)
TRANSISTOR SIZING
In our full adder design, we are using the 0.35 µm CMOS technology. So the length of the transistor we fixed to 0.35 µm.
L = 0.35 µm
The default ratio of W to L
W/L = 3
So, we design the width of the NMOS 2.5 times its length
WN = 0.35 µm x 3 = 1.05 µm
As the width of the PMOS is 2 times the width of NMOS, hence
WP = 1.05 µm x 2 = 2.1 µm
![Page 7: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/7.jpg)
SCHEMATIC DIAGRAM
Schematic Diagram of Full Adder
![Page 8: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/8.jpg)
SCHEMATIC DIAGRAM
Schematic Diagram of 4-bit Parallel Full Adder
![Page 9: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/9.jpg)
SIMULATION RESULT
Output for First Block
![Page 10: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/10.jpg)
SIMULATION RESULT
Output for Second Block
![Page 11: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/11.jpg)
SIMULATED RESULT
Output for Third Block
![Page 12: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/12.jpg)
SIMULATED RESULT
Output for Fourth Block
![Page 13: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/13.jpg)
SIMULATED RESULT
Power Dissipation
•As temperature increases, power dissipation increases
Temperature, oC Power Dissipation, W
0 3.7083m
27 5.0536m
95 12.081m
![Page 14: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/14.jpg)
SIMULATED RESULT
Propagation Delay
Proportional As the temperature increases, the
propagation delay increases Due to degradation of carrier mobilities when the temperature is increased.
Temperature
(°C)
Rising edge delay
(ps)
Falling edge delay
(ps)
0 -13.232 -4.3647
95 27.8300 10.8075
![Page 15: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/15.jpg)
LAYOUT
Layout of One Full-Adder Block
![Page 16: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/16.jpg)
LAYOUT TECHNIQUE
Same transistor types are grouped together less complex design.
To reduce the total size occupied. reduce power consumption.
The rule of thumb technique reduce the collision between metal routings and to reduce the complexity during top-level design.
![Page 17: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/17.jpg)
CONCLUSION
Transistor count: 112 (28 per full adder circuit)
Layout area: 163.4µm x 227.1µm Power dissipation (27 oC): 5.0536mW
![Page 18: Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder](https://reader036.vdocuments.us/reader036/viewer/2022081515/5697bf711a28abf838c7e0c3/html5/thumbnails/18.jpg)
CONCLUSION
In conclusion, the schematic designed in this project is acceptable, at which the performance and delay is under reasonable range. The design can be considered as successful, due to the adequate precision and low power consumption. Future improvement on the current design is possible to achieve higher performance.