full stack

Upload: smith-kumar

Post on 29-Oct-2015

98 views

Category:

Documents


1 download

DESCRIPTION

full satck

TRANSCRIPT

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 1/14

    Full Stack Home : www.sharetechnote.com

    Now that we covered each layer of LTE protocol stack, it is time to combine all these layers to a complete protocolstack.

    Overall Sequence and Layer ConfigurationDownlink Channel MapUplink Channel MapChannel Mapping Table throughout Call ProcessingLive Network Examples in Fullstack

    Overall Sequence and Layer Configuration Try to follow the sequence below and combine all the knowledges you have and try to make practical sense out of it.This kind of integration is something not explanined in 3GPP specification and you have to figure out on your own. Couple of bullet points for you to follow up are as follows : i) Which of the sequence requires normal MAC header and which of them does not use any MAC header ?ii) What is the practical meaning of "No MAC Header" and "Normal MAC Header" ?iii) Which process use RLC TM mode ? Which Process use RLC UM mode and Which process use RLC AM mode ?iv) Can you explain the detailed RLC layer behavior of each processes which is using RLC layer ?v) Which process use PDCP and which does not ?

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 2/14

    Downlink Channel Map The diagram you saw above a kind of message flow(event diagram) in time sequence. The diagram shown below is nota time based, but it shows the channel mapping (or data flow across the full protocol stack). Pick one of the messagefrom the diagram shown above and try to find right route for this digram and see how much details you can add.For example, if you picked the message "RRC Connection Setup", the start point would be "RRC Message msg4".

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 3/14

    Following is a tabular presentation of DL Channel Map. (LCID and TrCH Number would be different depending on thenetwork or Network Simulator)

    RB Lo CH PDCP RLC Lo CH LCID MAC Hdr HARQ RNTI Tr CH

    PCCH TM PCCH N/A NONE NONE NONE PCH

    BCCH 0 TM BCCH 0 N/A NONE NONE NONE BCH 0

    BCCH 1 TM BCCH 1 N/A NONE Broadcast SI RNTI DL SCH 0

    RA_RES TM RA_RES N/A NONE NONE RA RNTI DL SCH 1

    SRB0 DL CCCH USED TM DL CCCH 0 NONE NORMAL T-CRNTI DL SCH 1

    SRB1 DL DCCH 0 USED AM DL DCCH 0 1 NORMAL NORMAL CRNTI DL SCH 1

    SRB2 DL DCCH 1 USED AM DL DCCH 0 2 NORMAL NORMAL CRNTI DL SCH 1

    DRB 0 DL DTCH0 USED UM/AM DL DTCH0 3 NORMAL NORMAL CRNTI DL SCH 1

    DRB 1 DL DTCH0 USED UM/AM DL DTCH0 4 NORMAL NORMAL CRNTI DL SCH 1

    DRB 2 DL DTCH0 USED UM/AM DL DTCH0 5 NORMAL NORMAL CRNTI DL SCH 1

    Uplink Channel Map

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 4/14

    Following is a tabular presentation of DL Channel Map. (LCID and TrCH Number would be different depending on thenetwork or Network Simulator)

    RB Lo CH PDCP RLC Lo CH LCID MAC Hdr HARQ RNTI Tr CH

    RA_PRE TM RA_PRE N/A NONE NONE NONE UL SCH 0

    SRB0 UL CCCH USED TM UL CCCH 0 NONE NORMAL T-CRNTI UL SCH 0

    SRB1 UL DCCH 0 USED AM UL DCCH 0 1 NORMAL NORMAL CRNTI UL SCH 0

    SRB2 UL DCCH 1 USED AM UL DCCH 0 2 NORMAL NORMAL CRNTI UL SCH 0

    DRB 0 UL DTCH0 USED UM/AM UL DTCH0 3 NORMAL NORMAL CRNTI UL SCH 0

    DRB 1 UL DTCH0 USED UM/AM UL DTCH0 4 NORMAL NORMAL CRNTI UL SCH 0

    DRB 2 UL DTCH0 USED UM/AM UL DTCH0 5 NORMAL NORMAL CRNTI UL SCH 0

    Channel Mapping Table throughout Call Processing This is only an example case and Mapping (especiall LoCH No) can vary depending on situations. The point is that it willbe really helpful for your troubleshooting or test case creation if you create this kind of table for your case.

    Message RB Lo CH LoCH No LCID

    MIB - BCCH 0 -

    SIB 1 - BCCH 1 -

    SIB 2 - BCCH 1 -

    RRC : PRACH Preamble - - - -

    RRC : RACH Response - - - -

    RRC : RRC Connection Request SRB0 UL CCCH 0 0

    RRC : RRC Connection Setup SRB0 DL CCCH 0 0

    RRC : RRC Connection Setup Complete + NAS : Attach Request + ESM : PDN Connectivity

    RequestSRB1 UL DCCH 0 1

    RRC : DL Information Transfer + NAS : Authentication Request SRB1 DL DCCH 0 1

    RRC : UL Information Transfer + NAS : Authentication Response SRB1 UL DCCH 0 1

    RRC : DL Information Transfer + NAS : Security Mode Command SRB1 DL DCCH 0 1

    RRC : UL Information Transfer + NAS : Security Mode Complete SRB1 UL DCCH 0 1

    RRC : Security Mode Command SRB1 DL DCCH 0 1

    RRC : Security Mode Complete SRB1 UL DCCH 0 1

    RRC : RRC Connection Reconfiguration SRB1 DL DCCH 0 1

    RRC : RRC Connection Reconfiguration Complete SRB1 UL DCCH 0 1

    RRC : UL InformationTransfer + NAS : Attach Complete + NAS : Activate Default EPS Bearer SRB2 UL DCCH 1 2

    RRC : UL Information Transfer + ESM : PDN Connectivity Request SRB2 UL DCCH 1 2

    Note : Refer to TS 36.331 - 9.1.1 Logical channel configurations Live Network Examples in Full Stack This can a good example in which you can practice on very details of MAC to PDCP in detail. This is a segment of logsbetween a UE and a live network, meaning it shows what's happening in real network. I captured a log using Intellijudgeand Wavejudge from SanJole and reformated so that it is easier to read. (First understand the details of RACH, MAC,PDCP in detail especially about the data structure of each layer and then revisit this and see how much you can makesense out of this).

    SFN : 402.4 RACH Preamble

    RNTI = NoneTiming Offset = 2

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 5/14

    Timing Offset = 2Logical Root = 219Preamble index = 33NC Configuration = 12Set Type = UnrestrictedLogical Root = 215Preamble Format = 0RbStart = 2

    SFN : 402.8 MAC RA Response

    MAC : 61 00 B0 C0 4C 2C 09

    E = 0(False)T = 1RAPID = 33

    Timing Advanced = 11Hopping Flag 0 = FalseFixed Size Resource Block Assignment = 96 (RB Start = 46, RB Length = 2)MCS = 2, I_TBS = 2, rv = 0TPC Command for PUCCH 3 = 0UL Delay 0 = FalseCQI Request = FalseT_CRNTI = 11273

    SFN : 403.4 PUSCH - RRC Connection Request

    MAC : 20 06 1F 5C 2C 04 B2 AC F6

    Sub Header 0R = OKE = 1LICD = 0 (CCCH)F = 0 (False)L = 6

    Sub Header 1R = OKE = 0LCID = 31 (Padding)

    CCCH-RLC : 5C 2C 04 B2 AC F6 (RRC Connection Request)

    SFN : 403.8 PHICH-ACK

    SFN : 404.7 PDCCH (DCI Format 1) + PDSCH (RRC Connection Setup)

    CCE Start = 0CCE Length = 8 DCI Format 1A (Hex : 47D01E2)

    Format = 1Distributed VRB flag = 0 (Local)Resource Allocation = 500 (RB Start = 0, RB Length = 11)MCS = 0 (I_TBS = 0)HARQ Process Number = 7NDI (New Data Indicator) = 1 (True)RV = 0TPC Command for PUCCH = 1

    MAC : 3C 20 1A 1F 5C 2C 04 B2 AC F6 60 12 98 08 FD 4E .....

    Sub Header 0

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 6/14

    Sub Header 0R = OKE = 1LCID = 28 (UE Contention Resolution Identity) Sub Header 1

    R = OK

    E = 1LICD = 1 (CCCH)F = 0 (False)L = 26

    Sub Header 2

    R = OKE = 0LCID = 31 (Padding)

    UE Contention Resolution Identity

    UE Contention Resolution Identity= 5C 2C 04 B2 AC F6

    SFN : 405.1 PUCCH - UCI HARQ ACK

    PUCCH Format 1 An PUCCH = 16

    SFN : 406.2 PUCCH - UCI SR

    N PUCCH RB = 2

    SFN : 406.6 PDCCH - DCI Format 0

    PDCCH DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 406.7 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 406.8 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)

    TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 7/14

    SFN : 406.9 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.0 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.0 PUSCH - RRC Connection Setup Complete (First Segment)

    MAC = 3A 3D 01 22 10 88 00 00 20

    Sub Header 0R = OKE = 1LCID = 26 (Power Headroom Report) Sub Header 1R = OKE = 1LICD = 29 (Short Buffer Status Report) Sub Header 2R = OKE = 0LCID = 1 (identity) Power HeadroomR = OKPower Headroom --> 11 dB

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 8/14

    E = 0 (False)SN = 0

    PDCP-CP-SRB = 00 20

    SFN : 407.1 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 01 20 80 01 00 59 17

    Sub Header 0R = OKE = 0LCID = 1 (identity)

    RLC AMD = 98 01 20 80 01 00 59 17

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byte of Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 1

    PDCP-CP-SRB = 20 80 01 00 59 17

    SFN : 407.1 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.1 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 02 39 45 E5 34 0B 07

    Sub Header 0R = OKE = 0LCID = 1 (identity)

    RLC AMD = 98 02 39 45 E5 34 0B 07

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 2

    PDCP-CP-SRB = 39 45 E5 34 0B 07

    SFN : 407.2 PDCCH - DCI Format 0

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 9/14

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.3 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 02 41 02 0B F6 03 02

    Sub Header 0R = OKE = 0LCID = 1 (identity)

    RLC AMD = 98 03 41 02 0B F6 03 02

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 3

    PDCP-CP-SRB = 41 02 0B F6 03 02

    SFN : 407.3 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180540)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 1 (True)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.4 PHICH ACK

    ....

    SFN : 407.4 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 0180440)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 96MCS 2, RV 0NDI = 0 (False)TPC = 1Cyclic Shift for DMRS = 0CQI Requested = 0 (False)

    SFN : 407.4 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 04 27 80 01 00 D0 CC

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 10/14

    MAC = 01 98 04 27 80 01 00 D0 CC

    Sub Header 0R = OKE = 0LCID = 1 (identity)

    RLC AMD = 98 04 27 80 01 00 D0 CC

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 4

    PDCP-CP-SRB = 27 80 01 00 D0 CC

    SFN : 407.5 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 3D 01 0E 98 05 71 51 04 E0

    Sub Header 0

    R = OKE = 1LICD = 29 (Short Buffer Status Report)

    Sub Header 1R = OKE = 0LCID = 1 (identity)

    Short Buffer Status ReportLCG ID = 0Buffer Size 14 --> 67 < BS

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 11/14

    Sub Header 0R = OKE = 0LICD = 1 (Identity)

    RLC AMD = 98 06 E0 C0 40 00 21 02

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)

    SN = 6

    PDCP-CP-SRB = E0 C0 40 00 21 02

    SFN : 407.6 PHICH ACK

    ....

    SFN : 407.7 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 07 03 D0 11 D1 27 1A

    Sub Header 0R = OKE = 0LICD = 1 (Identity)

    RLC AMD = 98 07 03 D0 11 D1 27 1A

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 7

    PDCP-CP-SRB = 03 D0 11 D1 27 1A

    SFN : 407.7 PHICH ACK

    .....

    SFN : 407.8 PHICH ACK

    .....

    SFN : 407.8 PUSCH - RRC Connection Setup Complete (Mid Segment)

    MAC = 01 98 08 80 80 21 10 01 00

    Sub Header 0R = OKE = 0LICD = 1 (Identity)

    RLC AMD = 98 08 80 80 21 10 01 00

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 0 (Status Report Not Requested)Fl = 3 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field does not corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 8

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 12/14

    SN = 8

    PDCP-CP-SRB = 80 80 21 10 01 00

    SFN : 407.9 PUSCH - RRC Connection Setup Complete (Last Segment)

    MAC = 3E 21 36 1F 00 00 00 B0 09 00 10 81 06 00 00 00 00 83 06 00 00 00 00 ....

    Sub Header 0R = OKE = 1LICD = 30 (Long Buffer Status Report)

    Sub Header 1R = OKE = 1LCID = 1 (identity)F = 0 (False)L = 54

    Sub Header 2R = OKE = 0LICD = 31 (Padding)

    Long Buffer Status ReportBuffer Size #0 = 0 (BS = 0)Buffer Size #1 = 0 (BS = 0)Buffer Size #2 = 0 (BS = 0)Buffer Size #3 = 0 (BS = 0)

    RLC AMD = B0 09 00 10 81 06 00 00 00 00 83 06 00 00 00 00 ....

    D/C = 1 (Data PDU)RF = 0 (AMD PDU)P = 1 (Status Report Requested)Fl = 2 (First Byte of the Data Field does not corresponds to the first byte of a RLC SDU. Last byteof Data field corresponds to the last byte of a RLC PDU)E = 0 (False)SN = 9

    PDCP-CP-SRB = 00 10 81 06 00 00 00 00 83 06 00 00 00 00 ....

    SFN : 407.9 PHICH ACK

    .....

    SFN : 408.0 PHICH ACK

    .....

    SFN : 408.1 PHICH ACK

    .....

    SFN : 408.2 PHICH ACK

    .....

    SFN : 408.3 PHICH ACK

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 13/14

    SFN : 408.3 PHICH ACK

    .....

    SFN : 408.4 PDCCH - DCI Format 2A / PDSCH - RLC ACK

    DCI Format 2A (Hex : 080005C0802)

    Resource Allocation Type = 0Resource Allocation = 65536TPC Command for PUCCH = 2HARQ Process Number = 7Transport block to codeword swap flag = 0Transport Block 1

    MCS = 0New Data Indicator = 1Redundancy Version = 0

    Transport Block 2MCS = 0New Data Indicator = 1Redundancy Version = 0

    Codeword 0 = Transport block 1

    MAC : 21 02 1F 00 28 00 00

    Sub Header 0R = OKE = 1LCID = 1 (Identity)F = 0 (False)L = 2

    Sub Header 1

    R = OKE = 0LICD = 31 (Padding)

    RLC-STS-PDU : 00 28

    D/C = 0 (Control PDU)CPT = 0 (Status PDU)ACK_SN = 10E1 = 0 (False)Padding OK

    SFN : 408.5 PDCCH - DCI Format 0

    DCI Format 0 (Hex : 023DE84)

    Format 0Hopping Flag = 0 (False)RB Allocation of 1st Slot in UL subframe = 143MCS 15, RV 0NDI = 0 (False)TPC = 2Cyclic Shift for DMRS = 0CQI Requested = 1 (True)

    SFN : 408.8 PUCCH - UCI HARQ ACK

    ....

    SFN : 408.9 UCI + PUSCH

  • 7/23/13 ShareTechnote

    www.sharetechnote.com/html/FullStack_LTE.html 14/14

    UCI

    RI = 2Higher layer configured subband CQIWideband CQI Codeword = index 10, modulation 64QAM, efficiency = 2.7305Subband differential CQI = 0,1,2,1,3,3,3,3,0CRC

    PUSCH - MAC : 3E 1F 00 00 00 00 ....

    Sub Header 0Reserved = OKE = 1 (True)LCID = 30 (Long Buffer Status Report)

    Sub Header 1Reserved = OKE = 0 (False)LCID = 31 (Padding)

    Long Buffer Status ReportBuffer Size #0 : 0 --> BS = 0Buffer Size #0 : 1 --> BS = 0Buffer Size #0 : 2 --> BS = 0Buffer Size #0 : 3 --> BS = 0