fpga controlled amplifier module may 06-14
DESCRIPTION
FPGA Controlled Amplifier Module May 06-14. Team Members Jesse Bartley, CprE Ji w on Lee, EE Michael Hayen, CprE Zhi Gao, EE Client: Teradyne Corp. Faculty advisor: Dr. Chris Chu February 9th , 2005. Presentation Outline. Introductory Materials Project Activity Description - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/1.jpg)
FPGA Controlled Amplifier Module
May 06-14 Team Members
Jesse Bartley, CprE Jiwon Lee, EE Michael Hayen, CprE Zhi Gao, EE
Client: Teradyne Corp. Faculty advisor: Dr. Chris Chu
February 9th , 2005
![Page 2: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/2.jpg)
Presentation Outline
Introductory Materials
Project Activity Description
Resources and Schedules
Closing Materials
May 0May 066--1414
![Page 3: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/3.jpg)
List of Terms and Definitions Bill of Materials – List of Components and their cost DAC – Conversion of a digital signal to an analog sampled signal DC-offset – given signal source does not have the correct 0-
crossing but shifted down or up. FPGA – Field programmable gate arrays, allows us to control
some the circuits automatically Gain – The ratio of the output amplitude to the input amplitude HDL – Hardware Description Language Noise – Undesired interference in signals Spectrum Analyzer – A computer-based tool that analyzes
signals in the frequency domain THD – Total harmonic distortion, the ratio between the powers of
all harmonic frequencies above the fundamental frequency
May 0May 066--1414
![Page 4: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/4.jpg)
Acknowledgement Teradyne Corporation
Jacob Mertz Ramon De La Cruz Steven Miller
Additional Help Jason Boyd Dr. Robert Weber
May 0May 066--1414
![Page 5: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/5.jpg)
May 0May 066--1414
Problem statement: To complete and test the FPGA controlled
Amplifier for PC based Spectrum Analyzer developed by previous team
Approach: Understand existing design Board assembly and bring-up Make detailed test plan Perform and document tests
Problem Statement & Approach
![Page 6: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/6.jpg)
Operating Environment & Treatment Cautions
A climate-controlled laboratory
(At room temperature with low humidity) ESD (Electro Static Discharge) Safe place (locker) to keep equipments
May 0May 066--1414
![Page 7: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/7.jpg)
Intended Users & Uses
The primary users: Engineers of the Teradyne Corporation Possible derivative could be used outside
Teradyne in the future. The product function:
As a pre-amplifier for the signal input to a PC based spectrum analyzer device.
PC based spectrum analyzer was designed by previous phase
May 0May 066--1414
![Page 8: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/8.jpg)
Assumptions and Limitations
Assumptions The end product will not be sold to other
companies. The design provided by the previous team is valid. Necessary equipment will be available.
Limitations Equipments must be available on campus The design must meet specifications
May 0May 066--1414
![Page 9: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/9.jpg)
Design Specifications
DC — 1kHz +/- 5 volts 6, 20, 40, 60 +/- 10 volts 0.05 dB < - 105 dB 1.5 nV/rtHz
> 1kHz - 20 kHz +/- 5 volts 6, 20, 40, 60 +/- 10 volts 0.05 dB < - 95 dB 1.5 nV/rtHz
> 20kHz - 100kHz +/- 2.5 volts 6, 20, 40 +/- 5 volts 0.10 dB < -85 dB 2.5 nV/rtHz
> 100kHz - 1MHz +/- 2.5 volts 6, 20, 40 +/- 5 volts 0.10 dB < - 80 dB 3.5 nV/rtHz
> 1MHz - 10MHz +/- 2.5 volts 6, 20, 40 +/- 5 volts 0.10 dB < - 70 dB 3.5 nV/rtHz
> 10MHz - 20MHz +/- 2.5 volts 6, 20 +/- 5 volts 0.10 dB < -65 dB 3.5 nV/rtHz
> 20MHz - 50MHz +/- 1.0 volts 6, 20 +/- 2.0 volts 1.00 dB < -50 dB 5.0 nV/rtHz
> 50MHz - 100MHz +/- 1.0 volts 6, 20 +/- 2.0 volts 2.10 dB < -40 dB 5.0 nV/rtHz
Input Total
Input Voltage Available Max OutputFreq
Response Harmonic
Frequency RangeGain
Settings Voltage Flatness Distortion Noise
Range (Volts) (dB) (Volts) (dB) (dB) (nV/rtHz)
May 0May 066--1414
![Page 10: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/10.jpg)
End Product & Other Deliverables A fully functional and tested design A functioning prototype Complete test plans A full test report Technical documentation on the design
May 0May 066--1414
![Page 11: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/11.jpg)
Previous Accomplishments
FPGA code General Design Documentation of progress Design Schematic Bill of Materials Partial assembly
May 0May 066--1414
![Page 12: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/12.jpg)
Present Accomplishments & Future Required Activities Present Accomplishments:
Order missing parts Board Assembly Research and Verification Re-vamp FPGA code Make detailed test plan
Remaining Activities Test amplifier Produce test reports Deliver finalized design
May 0May 066--1414
![Page 13: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/13.jpg)
Approaches Considered and one used Approaches considered:
Manual testing and calculation LabVIEW automated testing and Excel calculation
Choice: LabVIEW automated testing Repeatability Self documentation Speed/efficiency Extra research required
May 0May 066--1414
![Page 14: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/14.jpg)
Project Definition Activities
Goals of this project: Research & verify the previous design Meet the specifications Board Assembly Make a detailed test plan Testing Documents all processes
May 0May 066--1414
![Page 15: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/15.jpg)
Research Activities
Study previous team’s design Pspice simulation
Point of reference during bring up Determine new specifications Determine causes of problems found
Test methodologies Noise THD
LabVIEW
May 0May 066--1414
![Page 16: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/16.jpg)
Design Activities
Verification of design DC Offset Correction Operational Amplifier
Tests design DC Offset Correction verification tests Amplifier performance tests Integration testing
May 06-14May 06-14
![Page 17: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/17.jpg)
Circuit Overview
-
+
In
DA C
Two-S tage Op-A m p
Out
Com parator
FP GA
![Page 18: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/18.jpg)
Implementation Activities
Errors on the PCB were fixed New Pspice Simulation was developed Specifications were adjusted Test strategy was developed according to
Client suggestions
May 06-14May 06-14
![Page 19: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/19.jpg)
Testing Activities
Location
Microwave Engineering Lab (Room 344, Durham) Specification
Pre-determined by the Client Methodology
LabVIEW Automated Testing Accuracy
Must ensure that equipment is accurate enough Tolerance was calculated from different specifications of
components
May 06-May 06-1414
![Page 20: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/20.jpg)
Testing Activities
Specifications needed to be tested Amplification Bandwidth (10Hz – 100MHz) Noise density THD (Total Harmonic Distortion) DC-Offset correction accuracy DC-Offset correction calibration time
May 06-May 06-1414
![Page 21: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/21.jpg)
Testing Activities
List of tests Amplifier gain test Total harmonic distortion test Circuit noise test Amplifier gain flatness and bandwidth test VHDL code behavior test DAC control test Offset calibration test Offset correction verification test
May 06-May 06-1414
![Page 22: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/22.jpg)
Other Activities
Choosing equipment Finding options Researching specifications Getting access
Poster
May 06-May 06-1414
![Page 23: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/23.jpg)
Personnel Effort Requirements
May 06-14May 06-14
Totals(hours)
Jesse 10 20 14 34 24 30 24 156
Jiwon 12 16 16 39 14 40 18 155Michael 12 18 14 28 30 30 22 154
Zhi 12 24 24 36 14 38 16 164Totals 46 78 68 137 82 138 80 629
NamesProblemDefinition Research
Documentation
Test PlanDesign Bring up Testing
FinalReport
![Page 24: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/24.jpg)
Financial Requirement
May 06-14May 06-14
Item Without Labor With Labor($11.00/hour)
Components $72.32 $72.32
Project Poster $0 $0
Project Plan $8 $8
Labor at $11.00/hour
o Jesse Bartley $0 $1,716
o Jiwon Lee $0 $1,705
o Michael Hayen $0 $1,694
o Zhi Gao $0 $1,804
Total Estimated Cost $80.32 $6992.32
![Page 25: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/25.jpg)
Project Schedules
May 06-May 06-1414
![Page 26: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/26.jpg)
Deliverable Schedules
May 06-May 06-1414
![Page 27: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/27.jpg)
Project EvaluationNumber Milestone Importance Progress
1 Understand previous project
High Met
2 FPGA code High Met
3 Assemble board High In Progress
4 Test plan development High Near Completion
5 Final testing Medium Yet to Begin
6 Integration Medium Yet to Begin
7 Industrial Presentation Medium Yet to Begin
May 06-May 06-1414
![Page 28: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/28.jpg)
Commercialization
Further modifications necessary for commercialization
Thorough testing helps improve viability Needs to be packaged with PC based
spectrum analyzer for commercialization Price to be determined Potential Market
Small technology companies
May 06-May 06-1414
![Page 29: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/29.jpg)
Additional Work
Recommended additions Full automation may be achieved Frequency response calibration PC control may be added to the product
Future integration with Spectrum Analyzer
May 06-May 06-1414
![Page 30: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/30.jpg)
Lessons Learned
Experience gained Test design Test implementation Team Work Working with an outside client Following schedules
May 06-May 06-1414
![Page 31: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/31.jpg)
Risk and Management
Test results may be unexpected Conduct proper trouble shooting
Loss of a team member (Did not encounter) Work cooperatively Good communication
Hardware Damage Quick replacement and backup board
Specifications are not practical Define new specifications (with client input)
May 06-May 06-1414
![Page 32: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/32.jpg)
Closing Summary
This Team’s Tasks Assemble the prototype Develop FPGA code Test the product Document all details of the process
Project will make contribution Teradyne Integrated circuit industry
The team will received the following benefits: Technical knowledge Team work Real industry project
Overall, this project will benefit both the client and the team
May 06-May 06-1414
![Page 33: FPGA Controlled Amplifier Module May 06-14](https://reader036.vdocuments.us/reader036/viewer/2022081515/56812dba550346895d92f13e/html5/thumbnails/33.jpg)
Questions ???
May 06-14May 06-14