final exam project 4 bit full adder layout and analysis using lasi and winspice
TRANSCRIPT
![Page 1: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/1.jpg)
Final Exam ProjectFinal Exam Project
4 bit Full Adder Layout and Analysis using Lasi and WinSpice
![Page 2: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/2.jpg)
Assignment ObjectivesAssignment Objectives
Do a hierarchal layout of a half adder, full adder and 4 bit adder using LASI, then simulate the circuit using SPICE to make sure that the design will work.
![Page 3: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/3.jpg)
OverviewOverview
Hierarchal Layout design is done using Lasi.
N3X2, P3X2, NAND, XOR, Half-Adder, Full-Adder and 4 bit Full Adder layouts are made in hierarchal sfashion using bottom up approach.
Each Cell is analyzed by using Winspice3 .CIR file created by Lasi.
![Page 4: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/4.jpg)
P3X2 (Rank 1)Cell- Standard cell from Lasi P3X2 (Rank 1)Cell- Standard cell from Lasi LibraryLibrary
![Page 5: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/5.jpg)
N3X2 (Rank 2) Cell -Standard cell from Lasi N3X2 (Rank 2) Cell -Standard cell from Lasi LibraryLibrary
![Page 6: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/6.jpg)
INVERTER (Cont’d)INVERTER (Cont’d)
Inverter cell has Rank 2. Inverter cell is made using
P3X2 and N3X2 cell. It is used to provide A’ and B’
for XOR input and NAND input to make OR gate.Also it is used at output of a NAND to make AND.
![Page 7: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/7.jpg)
INVERTERINVERTER
![Page 8: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/8.jpg)
NAND (Cont’d)NAND (Cont’d)
NAND cell has rank 2. It is used to make AND gate and OR
gate.
![Page 9: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/9.jpg)
NANDNAND
![Page 10: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/10.jpg)
XOR (Cont’d)XOR (Cont’d)
XOR cell has Rank 2. It is is made to provide sum of Half Adder.It is little different than regular XOR because it requires four inputs A, A’, B, and B’. By designing in with four inputs we simplify design and reduced transistors.
![Page 11: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/11.jpg)
XORXOR
![Page 12: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/12.jpg)
Half-Adder (Cont’d)Half-Adder (Cont’d)
Half-Adder has rank 3. It is designed using INVERTER, NAND and XOR gate. Sum = AB’ + B’A. Carry = AB.
![Page 13: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/13.jpg)
Half-AdderHalf-Adder
![Page 14: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/14.jpg)
Full-Adder (Cont’d)Full-Adder (Cont’d)
It has rank 4. Full adder is made using two HALF-ADDER , 2 Inverter and a NAND gate. S1 = HA(A,B) Sum = HA(S1,Carry In)Carry = OR(Carry 1,Carry 2)
![Page 15: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/15.jpg)
Full-AdderFull-Adder
![Page 16: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/16.jpg)
4 Bit Full Adder (Cont’d)4 Bit Full Adder (Cont’d)
It has rank 5. It is made using four 1 bit Full-Adder. First Full-Adder has Carry in 0. 4th Carry out is Final Carry out of 4 bit Full-
Adder.
![Page 17: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/17.jpg)
4 Bit Full Adder4 Bit Full Adder
![Page 18: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/18.jpg)
SPICE SIMULATIONSPICE SIMULATION
Each cell is compiled using LasiCkt. Generate .CIR files used in WinSpice3 for
simulation of circuit. Every analyzed signal is offset by 6V to
see each signal properly.
![Page 19: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/19.jpg)
INVERTER Simulation (Cont’d)INVERTER Simulation (Cont’d)
Next slide shows screen capture of Inverter simulation.
A_ is output of signal input signal A.
![Page 20: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/20.jpg)
INVERTER SimulationINVERTER Simulation
![Page 21: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/21.jpg)
NAND Simulation (Cont’d)NAND Simulation (Cont’d)
Next slide show simulation of NAND gate.
AB_ is output of NAND gate. 11,10,01,00 signals analyzed.
![Page 22: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/22.jpg)
NAND SimulationNAND Simulation
![Page 23: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/23.jpg)
XOR Simulation (Cont’d)XOR Simulation (Cont’d)
Next slide show simulation of XOR gate.
AXORB is output of XOR gate. 11,10,01,00 signals analyzed. It is Sum of Half-Adder.
![Page 24: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/24.jpg)
XOR SimulationXOR Simulation
![Page 25: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/25.jpg)
Half-Adder Simulation (Cont’d)Half-Adder Simulation (Cont’d)
Next slide show simulation of Half-Adder gate.
S is Sum and C is carry. 11,10,01,00 signals analyzed.
![Page 26: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/26.jpg)
Half-Adder SimulationHalf-Adder Simulation
![Page 27: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/27.jpg)
Full-Adder Simulation(Cont’d)Full-Adder Simulation(Cont’d)
Next slide show simulation of full adder. All the combination from 000 to 111 is used as Cin, B and A inputs.
![Page 28: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/28.jpg)
Full-Adder SimulationFull-Adder Simulation
![Page 29: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/29.jpg)
4 Bit Full Adder Simulation (Cont’d)4 Bit Full Adder Simulation (Cont’d)
Next four slides shows simulation of 4 bit Full Adder.
Individual plot used each inputs for proper demonstration.
VN4 is Carry out 1. VN5 is Carry out 2. VN6 is Carry out 3.
![Page 30: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/30.jpg)
4 Bit Full Adder Simulation- A0+B0 (Cont’d)4 Bit Full Adder Simulation- A0+B0 (Cont’d)
![Page 31: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/31.jpg)
4 Bit Full Adder Simulation- A1+B1 (Cont’d)4 Bit Full Adder Simulation- A1+B1 (Cont’d)
![Page 32: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/32.jpg)
4 Bit Full Adder Simulation- A2+B2 (Cont’d)4 Bit Full Adder Simulation- A2+B2 (Cont’d)
![Page 33: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/33.jpg)
4 Bit Full Adder Simulation- A3+B3 (Cont’d)4 Bit Full Adder Simulation- A3+B3 (Cont’d)
![Page 34: Final Exam Project 4 bit Full Adder Layout and Analysis using Lasi and WinSpice](https://reader031.vdocuments.us/reader031/viewer/2022012303/56649cec5503460f949b842d/html5/thumbnails/34.jpg)
Related DocumentsRelated Documents
Included floppy contains two directories LASI and CIR. LASI Directory Contains all the Layout files and other
required files to open layouts in LASI . To open LASI Layout files create shortcut of LASI
executable file, and change the “Start in” option through properties to A:\ LASI \.
Circuit simulation .CIR files are located in CIR directories.