ece 431 digital circuit design chapter 8: sequential mos...
TRANSCRIPT
![Page 1: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/1.jpg)
ECE 431 Digital Circuit Design
Chapter 8: Sequential MOS Logic Circuits
Lecture given by Qiliang Li
1
![Page 2: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/2.jpg)
![Page 3: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/3.jpg)
8.2 Behavior of Bistable Elements
Static behavior of the two-inverter basic bistable element
![Page 4: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/4.jpg)
Circuit diagram of a CMOS bistable elementOne-possibility for the expected time-domain behavior
![Page 5: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/5.jpg)
Small signal input and output currents of the inverters
dtdv
Cvg gggm
12 =
dtdv
Cvg gggm
21 =
See page326-328
![Page 6: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/6.jpg)
8.3 SR Latch Circuit
![Page 7: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/7.jpg)
![Page 8: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/8.jpg)
Circuit diagram of CMOS SR latch showing the lumped load capacitance
![Page 9: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/9.jpg)
Circuit diagram of depletion-load nMOS SR latch
![Page 10: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/10.jpg)
Circuit diagram of CMOS SR latch based on NAND2 gatesPage 335
![Page 11: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/11.jpg)
![Page 12: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/12.jpg)
8.4 Clocked Latch and Flip-Flop Circuits
Clocked SR Latch
Clocked NOR-basedSR latch
![Page 13: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/13.jpg)
Clocked SR Latch
Clocked NOR-basedSR latch
![Page 14: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/14.jpg)
Clocked SR Latch
Clocked Nand-basedSR latch
![Page 15: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/15.jpg)
8.5 CMOS D-latch and Edge-Triggered Flip-Flop
D-latch
![Page 16: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/16.jpg)
D-latch
![Page 17: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/17.jpg)
D-latch (version 2)
![Page 18: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/18.jpg)
D Flip-Flop (DFF) (edge-triggered master-slave D flip-flop)
![Page 19: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/19.jpg)
DFF
![Page 20: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/20.jpg)
DFF Transient Response with Setup time violation at 10 ns
![Page 21: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/21.jpg)
NAND3-based positive edge-triggered DFF
![Page 22: ECE 431 Digital Circuit Design Chapter 8: Sequential MOS ...ece.gmu.edu/~qli/ECE431/Chapter8_Lecture_Note.pdf · Chapter 8: Sequential MOS Logic Circuits Lecture given by Qiliang](https://reader031.vdocuments.us/reader031/viewer/2022021903/5b9ebfe909d3f25b318c16aa/html5/thumbnails/22.jpg)