![Page 1: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/1.jpg)
Senior Project
By: RICARDO V. GONZALEZ
Advisor: V. B. PRASAD
![Page 2: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/2.jpg)
Data Mover
Method:
Using VLSI
Testing: in logicworks and mentor graphics
![Page 3: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/3.jpg)
Objective
• The main objective is to build a Data Mover with testable features to transfer data from the input to the output following a geometric algorithm. This type of design will require the use of CMOS technology and logic gate design to be fabricated into a chip.
![Page 4: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/4.jpg)
Standards
![Page 5: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/5.jpg)
Table Of Content
• Block diagram
• Theory
• 4-bit data mover (2-bit example)
• Timing table
• Controller circuit
• Complete data mover (two bits example)
![Page 6: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/6.jpg)
Table Of Content (2)
• Trace of data mover
• What is done so far
• Circuitry tested
• VLSI chip designs
• Question section
![Page 7: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/7.jpg)
Block Diagram
![Page 8: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/8.jpg)
Theory Following RTLDesign
• Data mover:• Memory a[4]; b[4]; c[4]• Inputs: x[4]• Outputs: z[4]• 1 a x• 2 c /a• 3 b c[0], c[1]• 4 c a v b• 5 z = c
![Page 9: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/9.jpg)
Data Mover LW Design
![Page 10: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/10.jpg)
Timing Table
![Page 11: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/11.jpg)
Controller Circuit
![Page 12: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/12.jpg)
Data Mover
• Data mover• Using 2-bits
![Page 13: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/13.jpg)
Trace Of Data Mover
• This is the sequence the controller must follow to achieve an optimum flow of the data
![Page 14: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/14.jpg)
What Is Done So Far
• Researched about the behavior of data mover circuit
• Designed controller circuit for timing
• Working in actual VLSI design of D flip-flop and gates
![Page 15: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/15.jpg)
Nand Gate Design In VLSI
![Page 16: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/16.jpg)
Inverter Design Using VLSI
![Page 17: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/17.jpg)
D Flip-flop Design In VLSI
![Page 18: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/18.jpg)
Work Left To Do
• Finish D flip-flop in professional version
• Do more testing on the overall circuit
• Research about more possible applications
• Send the design for fabrication
![Page 19: Senior Project By: RICARDO V. GONZALEZ Advisor: V. B. PRASAD](https://reader035.vdocuments.us/reader035/viewer/2022073103/56649eb55503460f94bbd6bd/html5/thumbnails/19.jpg)
Thank You!Any
Questions?