compal pawge/qawge (la-8681p) rev.1.0 schematic...test18 apu_trst#_r apu_rst# apu_tck apu_dbrdy...
TRANSCRIPT
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETAR Y PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVIS ION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONI CS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITH OUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, IN C.
Issued Date Deciphered Date
LA8681P 1.0Cover Page
B
1 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETAR Y PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVIS ION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONI CS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITH OUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, IN C.
Issued Date Deciphered Date
LA8681P 1.0Cover Page
B
1 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETAR Y PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVIS ION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONI CS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITH OUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, IN C.
Issued Date Deciphered Date
LA8681P 1.0Cover Page
B
1 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
AMD APU Zacate-FT1 + FCH Hudson-M3L + GPU RobsonXT
REV:1.0
Compal LA-8681P Schematics Document
Lenovo B585
Compal QAWGE/PAWGE
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Block Diagrams
B
2 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Block Diagrams
B
2 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Block Diagrams
B
2 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
CRT Conn.
BGA 656-Ball23mm x 23mm
AMD Brazos APU
x4 UMI Gen. 2
Hudson M3L
page 5,6,7
page 10,11,12,13,14
LVDS Conn.
Single Channel BANK 0, 1, 2, 3200pin DDRII-SO-DIMM X2
1.5V DDRIII 1333
Memory BUS(DDRIII)
page 8,9
HDMI Conn.
WLAN &WiMax
GIGA LAN
4 * x1 PCI-E 1.0
FT1BGA 413-Ball19mm x 19mm
RTL8111/8105
DDR3*4
AMDRosbon XT_M2
VRAM 64*16 x4 PCI-E GPP GEN2
WLAN/WiMAX
USB PORT 2.0 x2(Left)
SATA3.0 HDD CONN
SATA ODD CONN
2*SATA serial
Internal MIC
BlueTooth CONN
CMOS Camera
CX20671Audio Codec
2Channel Speaker
AZALIA
10*USB2.0
Audio JacksStereo HeadPhone OutputMicrophone Input
USB PORT 3.0 x2(Right)
Card ReaderRealtek RTS5178SD/MMC
LPC BUS
Int.KBD
ENE KB9012
Touch Pad
EC
EMC1403
Thermal Sensor
PCI ExpressMini card Slot 1
WLAN/WiMAXPCI-E(WLAN)
USB(WiMAX)
File Name : PAWGECompal confidential
page 22
page 24
page 23
page 15 ~ 21
page 25,26
page 27
page 27
page 27
page 29
page 28
page 28
page 29
page 29
page 30
page 32
page 32
page 33
page 34
page 28
page 22
page 11SPI ROM
LS7982P USB/BLS7983P PWR/B
LS7981P CardReader/B
QIWG5
LS7982P USB/BLS7983P PWR/BLS7984P LED/B
LS7981P CardReader/B
LS7985P ODD/B
QIWG6
Daoughter board
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Notes List
B
3 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Notes List
B
3 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0Notes List
B
3 48Tuesday, November 29, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
+APU_CORE_NB 1.0V switched power rail ON OFF
+0.75VS 0.75VS switched power rail for DDR terminator
+RTCVCC RTC power
+1.8VS 1.8V switched power rail
+5VS
+3VS
+5VALW
+1.5V
+3VALW
1.5V power rail for CPU VDDIO and DDRIII
3.3V always on power rail
5V always on power rail
3.3V switched power rail
5V switched power rail
+VSB VSB always on power rail ON ON*
ONON
ON
ON
ON
OFF
OFF
+APU_CORE
Voltage Rails
VIN
B+
+1.0VS
Adapter power supply (19V)
AC or battery power rail for power circuit.
Core voltage for CPU (0.7-1.2V)
OFF
1.0V switched power rail for NB VDDC & VGA
+1.1VS 1.1VS switched power rail ON OFF OFF
ON ON*
ON OFF OFF
+3V_LAN 3.3V power rail for LAN ON ON(WOL) OFF
S1 S3 S5
ON OFF
ON
N/A N/A N/A
N/AN/AN/A
Power Plane Description
OFF
OFF
ON
OFF
OFF
ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
OFFON
ON
ON
ON ON*
OFF
OFF
ON
OFF
EC SM Bus1 address
Device
SM Bus Controller 0
Device Address
Address Address
EC SM Bus2 address
Device
Smart Battery 0001-011xb
HEX
HEX
HEX
9AH
SB-TSI
ON ON*ON+1.1VALW 1.1V always on power rail
EMC1412-2 (dGPU)
EMC1403-2(DDR,WLAN)
1111-100xb
1001-101xb
1001-100xb 98H
SM Bus Controller 1
Device Address HEX
DDR DIMM1 (FCH_SMB0)
DDR DIMM2 (FCH_SMB0)
1001-000xb
1001-001xb
90
92WLAN (FCH_SMB0)
APU SIC/SID (FCH_SMB3)
(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)
(FCH_SMB0)
H_THERMTRIP# (FCH_ALERT#)
FCH Hudson-M3LUSB Port List
USB1.1
USB2.0
Port0
Port1
Port0
Port1
Port2
Port3
Port4
Port5
Port6
Port7
Port8
Port9
Port10
Port11
Port12
Port13
Left USB1
USB Camera
Left USB2
Right USB
BT
CardReader
Mini-PCIE
NC
NC
NC
NC
NC
NC
NC
NC
BrazosPCIE Port List
PCIE0
PCIE1
PCIE2
PCIE3
PCIE0
PCIE1
PCIE2
PCIE3
APU
FCH
GPU PCIE x4
LAN
WLAN
NC
NC
FCH Hudson-M3LSATA Port List
SATA0
SATA1
SATA2
SATA3
SATA4
SATA5
HDD
ODD
NC
NC
NC
BOM Structure
UMA@ : UMA onlyPX@ : DIS muxluss PX 4.0
GIGA@ : RTL8111 1000
CMOS@ : USB cameraBT@ : BT functionME@ : ME componentsX76@, H1G@, H512@, S1G@, S512@ : VRAM45@ : 45 Level
F8H15H
Right USB
NC
HDMI@ : HDMI function
DIMM@ : DIMM select
AN@ : Apple + Nokia ear phone combo A@ : Apple ear phone
8105@ : RTL8105 10/100
non HDMI@ : HDMI function
PCB@ : PCB PN14@ : 14"15@ : 15"BBH@ : BBHnonBBH@@ : nonBBH@
Robson@ : Robson GPU
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0dGPU Block Diagram
B
4 48Tuesday, November 29, 2011
2010/06/30 2012/07/14Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0dGPU Block Diagram
B
4 48Tuesday, November 29, 2011
2010/06/30 2012/07/14Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0dGPU Block Diagram
B
4 48Tuesday, November 29, 2011
2010/06/30 2012/07/14Compal Electronics, Inc.
Note: Do not drive any IOs before VDDR3 is ramped up.
VDD_CT(1.8V)
VDDR3(3.3VGS)
VDDC/VDDCI(1.12V)
PERSTb
Straps Reset
Straps Valid
REFCLK
VDDR1(1.5VGS)
Power-Up/Down Sequence1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-upsequence, though a shorter ramp-up duration is preferred.
2. VDDR3 should ramp-up before or simultaneously with VDDC.
3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin beforeDPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.
4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC andVDD_CT have ramped up.
5.VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts toramp-up (or vice versa).)
PCIE_VDDC(1.0V)
Global ASIC Reset
T4+16clock
MOS
PXS_PWREN
PXS_RST# PE_EN
BIF_VDDC
PX_mode
PWRGOOD
SI4800
SI4800
Regulator
Regulator
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
APU_RST#
APU_PWRGD
APU_SVC
APU_PROCHOT#APU_THERMTRIP#
APU_TDIAPU_TDOAPU_TCKAPU_TMSAPU_TRST#APU_DBRDYAPU_DBREQ#
DP_ZVSS
LTDP0_HPD
APU_SVD
APU_ALERT#_R
TEST19TEST18
DAC_ZVSS
TEST25_HTEST_25_L
HDMI_TX2N_CHDMI_TX2P_C
HDMI_TX0N_CHDMI_TX0P_C
HDMI_TX1N_CHDMI_TX1P_C
HDMI_CLKN_CHDMI_CLKP_C
APU_PROCHOT#
APU_THERMTRIP#
TEST28_LTEST28_H
TEST31
TEST36TEST37
TEST15
TEST_25_L
TEST33_HTEST33_L
TEST36
EDID_CLKEDID_DATA
APU_DBREQ#
J108_PLLTST0
APU_TDO
J108_PLLTST1
APU_PWRGD
TEST19
TEST18
APU_TRST#_R
APU_RST#
APU_TCK
APU_DBRDY
APU_TMS
APU_DBREQ#
APU_TRST#
APU_TDI
APU_ALERT#_R
TEST35
EDID_CLK
EDID_DATA
EC_SMB_DA2_REC_SMB_CK2_R
APU_CLKAPU_CLK#
APU_DISP_CLKAPU_DISP_CLK#
APU_RST#APU_PWRGD
H_THERMTRIP#
HDMI_DET
ALLOW_STOP#
APU_ENBKL APU_ENVDD APU_BLPWM
DAC_RED
DAC_GRN
DAC_BLU
CRT_HSYNC CRT_VSYNC
CRT_DDC_CLK CRT_DDC_DATA
APU_SVCAPU_SVD
EDID_CLK EDID_DATA
LVDS_A2LVDS_A2#
LVDS_ACLKLVDS_ACLK#
LVDS_A0LVDS_A0#
LVDS_A1LVDS_A1#
HDMI_TX2NHDMI_TX2P
HDMI_TX1NHDMI_TX1P
HDMI_TX0NHDMI_TX0P
HDMI_CLKNHDMI_CLKP
H_PROCHOT#
HDMI_DATA HDMI_CLK
APU_VDD0_RUN_FB_L
APU_VDDNB_RUN_FB_HAPU_VDD0_RUN_FB_H
EC_SMB_DA2EC_SMB_CK2
+1.8VS
+3VS
+3VS
+1.8VS
+1.8VS
+1.8VS
+1.8VS +1.8VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 CTRL/DP/CRT
Custom
5 48Wednesday, November 30, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 CTRL/DP/CRT
Custom
5 48Wednesday, November 30, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 CTRL/DP/CRT
Custom
5 48Wednesday, November 30, 2011
2010/06/30 2012/06/30Compal Electronics, Inc.
TO EC
If FCH internal pull-up disabled, level-shifter could be deleted. Need BIOS to disable internal pull-up!!
AMD Debug
Please be noted about TEST_18 and TEST_19
HDMI function enable R958 mount disable R422 mount
Delete Test point for layout limitation20100818
need to pop for HDT debug20101012
need to pop for HDT debug20101012
AMD check list update20101110
check the connect need or not
R427 0_0402_5%@R427 0_0402_5%@1 2
R421 51_0402_1%R421 51_0402_1%1 2
T77PADT77PAD
R415 1K_0402_5%@R415 1K_0402_5%@1 2
C517 0.1U_0402_16V4ZC517 0.1U_0402_16V4Z1 2
C512 0.1U_0402_16V7KHDMI@C512 0.1U_0402_16V7KHDMI@1 2
T66PAD T66PAD
C1022
100P_0402_50V8J
@C1022
100P_0402_50V8J
@1
2
T71PAD T71PAD
C515 0.1U_0402_16V7KHDMI@
C515 0.1U_0402_16V7KHDMI@
1 2
R848 10K_0402_5%@R848 10K_0402_5%@ 12
R398 150_0402_1%R398 150_0402_1%1 2
R405 300_0402_5%
R405 300_0402_5%
12
R845 1K_0402_5%R845 1K_0402_5%12
C510 0.1U_0402_16V7KHDMI@C510 0.1U_0402_16V7KHDMI@1 2
R852 0_0402_5%@R852 0_0402_5%@1 2
R409 150_0402_1%R409 150_0402_1%1 2
R843 1K_0402_5%R843 1K_0402_5%12
C509 0.1U_0402_16V7KHDMI@
C509 0.1U_0402_16V7KHDMI@
1 2
AAAU6
PCB 0R3 LA-8681P REV0 M/B
PCB@AAAU6
PCB 0R3 LA-8681P REV0 M/B
PCB@ BBBU22
EM1800GBB22GV
E1800@BBBU22
EM1800GBB22GV
E1800@
T67PAD T67PAD
R958 1K_0402_5%HDMI@R958 1K_0402_5%HDMI@1 2
R423 1K_0402_5%R423 1K_0402_5%1 2
R413 499_0402_1%R413 499_0402_1%1 2
R808 0_0402_5%R808 0_0402_5%1 2
R419 510_0402_1%R419 510_0402_1%1 2
C513 0.1U_0402_16V7KHDMI@
C513 0.1U_0402_16V7KHDMI@
1 2
R411 1K_0402_5%R411 1K_0402_5%1 2
R406 100K_0402_5%R406 100K_0402_5%1 2
T69PAD T69PAD
T73PAD T73PAD
TE
ST
VG
A D
AC
JTA
GC
TR
LS
ER
CLK
DP
MIS
C
DIS
PLA
YP
OR
T 0
DIS
PLA
YP
OR
T 1
U22B
S IC E SERIES EME450GBB22GVA 1.65G BGA
TE
ST
VG
A D
AC
JTA
GC
TR
LS
ER
CLK
DP
MIS
C
DIS
PLA
YP
OR
T 0
DIS
PLA
YP
OR
T 1
U22B
S IC E SERIES EME450GBB22GVA 1.65G BGA
RSVD_3V5RSVD_2W11RSVD_1B4
VSS_SENSEF1
VDDIO_MEM_S_SENSEF3VDDCR_CPU_SENSEG1VDDCR_NB_SENSEF4
DBREQ_LM1DBRDYM3TRST_LM4
TCKP1TDON1TDIN2
ALERT_LT2THERMTRIP_LU2PROCHOT_LU1
PWROKT4RESET_LT3
SIDP4SICP3
SVDJ2SVCJ1
DISP_CLKIN_LD1DISP_CLKIN_HD2
CLKIN_LV1CLKIN_HV2
LTDP0_TXN3C8LTDP0_TXP3D8
LTDP0_TXN2B6LTDP0_TXP2A6
LTDP0_TXN1C6LTDP0_TXP1D6
LTDP0_TXN0A5LTDP0_TXP0B5
TDP1_TXP3A10
TDP1_TXN2C10
TDP1_TXN1A9TDP1_TXP1B9
TDP1_TXN0B8TDP1_TXP0A8
DMAACTIVE_L T1TEST38 K3
TEST37 R5TEST36 N5TEST35 H4
TEST34_L T15TEST34_H U15TEST33_L J19TEST33_H J18
TEST31 M21TEST28_L M5TEST28_H L5TEST25_L K2TEST25_H K1
TEST19 M2TEST18 L2TEST17 L1TEST16 K4TEST15 E4TEST14 T5
TEST6 R6TEST5 R2TEST4 R1
DAC_ZVSS D12
DAC_SDA D4DAC_SCL F2
DAC_VSYNC E2DAC_HSYNC E1
DAC_BLUEB B13DAC_BLUE A13
DAC_GREENB B12DAC_GREEN A12
DAC_REDB D13DAC_RED C12
LTDP0_HPD D3
LTDP0_AUXN B3LTDP0_AUXP A3
TDP1_HPD C1
TDP1_AUXN C2TDP1_AUXP B2
DP_VARY_BL H1DP_DIGON H2DP_BLON G2
DP_ZVSS H3
TDP1_TXP2D10
TDP1_TXN3B10
TMSP2
T76PAD T76PAD
R404 1K_0402_5%R404 1K_0402_5%1 2
R510 4.7K_0402_5%R510 4.7K_0402_5%1 2
EB
C
Q79
MMBT3904_NL_SOT23-3
EB
C
Q79
MMBT3904_NL_SOT23-3
2
3 1
R416 1K_0402_5%R416 1K_0402_5%1 2
JHDT1
SAMTE_ASP-136446-07-B@
JHDT1
SAMTE_ASP-136446-07-B@
11
33
55
77
99
1111
1313
1515
1717
1919
2 2
4 4
6 6
8 8
10 10
12 12
14 14
16 16
18 18
20 20
R407 150_0402_1%R407 150_0402_1%1 2
R846 0_0402_5%
@
R846 0_0402_5%
@
1 2
R399 1K_0402_5%R399 1K_0402_5%1 2
R511 4.7K_0402_5%R511 4.7K_0402_5%1 2
R809 0_0402_5%R809 0_0402_5%1 2
R847 10K_0402_5%@R847 10K_0402_5%@ 12
R425
1K_0402_5%
R425
1K_0402_5%
12
R84
2
1K_0
402_
5%
R84
2
1K_0
402_
5%
12
C511 0.1U_0402_16V7KHDMI@
C511 0.1U_0402_16V7KHDMI@
1 2
R403 1K_0402_5%R403 1K_0402_5%1 2
T72PAD T72PAD
R844 1K_0402_5%R844 1K_0402_5%12
R401 300_0402_5%R401 300_0402_5%12
C514 0.1U_0402_16V7KHDMI@C514 0.1U_0402_16V7KHDMI@1 2
R400 1K_0402_5%R400 1K_0402_5%1 2
R410 1K_0402_5%R410 1K_0402_5%1 2
R408 150_0402_1%R408 150_0402_1%1 2
C516 0.1U_0402_16V4ZC516 0.1U_0402_16V4Z1 2
R42410K_0402_5%
R42410K_0402_5%
12
R417 1K_0402_5%R417 1K_0402_5%1 2
R402 510_0402_1%R402 510_0402_1%1 2
R851 0_0402_5%@R851 0_0402_5%@1 2
R420 51_0402_1%R420 51_0402_1%1 2
T68PAD T68PAD
R849 10K_0402_5%@R849 10K_0402_5%@ 12
C508 0.1U_0402_16V7KHDMI@C508 0.1U_0402_16V7KHDMI@1 2
R810 0_0402_5%R810 0_0402_5%1 2
AAAU22
EM1200GBB22GV
E1200@AAAU22
EM1200GBB22GV
E1200@
T95PAD T95PAD
R422 1K_0402_5%non HDMI@
R422 1K_0402_5%non HDMI@
1 2
-
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
DDR_A_MA15
DDR_A_MA12
DDR_A_MA14DDR_A_MA13
DDR_A_MA11DDR_A_MA10
DDR_A_MA6
DDR_A_MA1
DDR_A_MA7
DDR_A_MA2DDR_A_MA3
DDR_A_MA8
DDR_A_MA5DDR_A_MA4
DDR_A_MA9
DDR_A_MA0
DDR_A_DM6DDR_A_DM5DDR_A_DM4DDR_A_DM3DDR_A_DM2DDR_A_DM1DDR_A_DM0
DDR_A_DM7
DDR_A_DQS7DDR_A_DQS#7
DDR_A_DQS0DDR_A_DQS#0
DDR_A_DQS4DDR_A_DQS#4
DDR_A_DQS1DDR_A_DQS#1
DDR_A_DQS5DDR_A_DQS#5
DDR_A_DQS2DDR_A_DQS#2
DDR_A_DQS6DDR_A_DQS#6
DDR_A_DQS3DDR_A_DQS#3
DDR_A_CLK#1
DDR_A_CLK#0DDR_A_CLK0
DDR_A_CLK1
+MEM_VREF
DDR_A_D33DDR_A_D32
DDR_A_D37DDR_A_D36DDR_A_D35DDR_A_D34
DDR_A_D38DDR_A_D39
DDR_A_D19
DDR_A_D22DDR_A_D23
DDR_A_D16DDR_A_D17
DDR_A_D21DDR_A_D20
DDR_A_D29
DDR_A_D24
DDR_A_D28DDR_A_D27
DDR_A_D18
DDR_A_D26
DDR_A_D30DDR_A_D31
DDR_A_D25
DDR_A_D47
DDR_A_D40DDR_A_D41
DDR_A_D45DDR_A_D44DDR_A_D43DDR_A_D42
DDR_A_D46
DDR_A_D1
DDR_A_D5
DDR_A_D0
DDR_A_D4DDR_A_D3DDR_A_D2
DDR_A_D6DDR_A_D7
DDR_A_D62DDR_A_D63
DDR_A_D57
DDR_A_D61DDR_A_D60DDR_A_D59
DDR_A_D56
DDR_A_D58
DDR_A_D8
DDR_A_D12DDR_A_D11DDR_A_D10
DDR_A_D14DDR_A_D15
DDR_A_D9
DDR_A_D13
DDR_A_D49
DDR_A_D53DDR_A_D52DDR_A_D51DDR_A_D50
DDR_A_D54
DDR_A_D48
DDR_A_D55
DDR_A_ODT1DDR_A_ODT0
DDR_EVENT#DDR_RST#
DDR_A_WE#DDR_A_CAS#DDR_A_RAS#
DDR_CKE0DDR_CKE1
DDR_CS1_DIMMA#DDR_CS0_DIMMA#
+MEM_VREF
M_ZVDDIO_MEM_S
DDR_B_ODT1DDR_B_ODT0
DDR_CS1_DIMMB#DDR_CS0_DIMMB#
DDR_B_CLK#3
DDR_B_CLK#2DDR_B_CLK2
DDR_B_CLK3
P_ZVDD_10
UMI_TX2P_CUMI_TX2N_C
UMI_TX3P_CUMI_TX3N_C
UMI_TX0P_CUMI_TX0N_C
UMI_TX1P_CUMI_TX1N_C
P_ZVSS
DDR_A_D[0..63]
DDR_A_MA[0..15]
DDR_A_DM[0..7]
PCIE_CTX_C_GRX_N0PCIE_CTX_C_GRX_P0
PCIE_CTX_C_GRX_N1PCIE_CTX_C_GRX_P1
PCIE_CTX_C_GRX_N2PCIE_CTX_C_GRX_P2
PCIE_CTX_C_GRX_N3PCIE_CTX_C_GRX_P3
PCIE_CRX_GTX_P0PCIE_CRX_GTX_N0
PCIE_CRX_GTX_P1PCIE_CRX_GTX_N1
PCIE_CRX_GTX_P2PCIE_CRX_GTX_N2
PCIE_CRX_GTX_P3PCIE_CRX_GTX_N3
DDR_EVENT#
DDR_A_BS0DDR_A_BS1DDR_A_BS2
DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
DDR_A_CLK0DDR_A_CLK#0DDR_A_CLK1DDR_A_CLK#1
DDR_RST#DDR_EVENT#
DDR_A_RAS#DDR_A_CAS#DDR_A_WE#
DDR_A_ODT0DDR_A_ODT1
DDR_CKE0DDR_CKE1
DDR_CS0_DIMMA#DDR_CS1_DIMMA#
DDR_B_ODT0DDR_B_ODT1
DDR_CS0_DIMMB#DDR_CS1_DIMMB#
DDR_B_CLK2DDR_B_CLK#2DDR_B_CLK3DDR_B_CLK#3
UMI_TX0P
UMI_TX1N
UMI_TX0N
UMI_TX1P
UMI_TX2P UMI_TX2N
UMI_TX3N UMI_TX3P UMI_RX3P
UMI_RX3N
UMI_RX2PUMI_RX2N
UMI_RX1PUMI_RX1N
UMI_RX0PUMI_RX0N
DDR_A_MA[0..15]
DDR_A_D[0..63]
DDR_A_DM[0..7]
PCIE_CRX_GTX_P0PCIE_CRX_GTX_N0
PCIE_CRX_GTX_P1PCIE_CRX_GTX_N1
PCIE_CRX_GTX_P2PCIE_CRX_GTX_N2
PCIE_CRX_GTX_P3PCIE_CRX_GTX_N3
PCIE_CTX_GRX_P0 PCIE_CTX_GRX_N0
PCIE_CTX_GRX_P1 PCIE_CTX_GRX_N1
PCIE_CTX_GRX_P2 PCIE_CTX_GRX_N2
PCIE_CTX_GRX_P3 PCIE_CTX_GRX_N3
+1.5V_APU
+1.5V_APU
+1.05VS
+1.5V_APU
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 DDRIII/UMI/PCIE
Custom
6 48Wednesday, November 30, 2011
2010/06/30 2012/0630 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 DDRIII/UMI/PCIE
Custom
6 48Wednesday, November 30, 2011
2010/06/30 2012/0630 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0FT1 DDRIII/UMI/PCIE
Custom
6 48Wednesday, November 30, 2011
2010/06/30 2012/0630Compal Electronics, Inc.Place within 1000 mils to APU20100526
Less than 1"Less than 1"
C519 0.1U_0402_16V7KC519 0.1U_0402_16V7K1 2
UM
I I/F
PC
IE I/
F
U22A
S IC E SERIES EME450GBB22GVA 1.65G BGA
UM
I I/F
PC
IE I/
F
U22A
S IC E SERIES EME450GBB22GVA 1.65G BGA
P_UMI_RXN3AB7P_UMI_RXP3AC7
P_UMI_RXN2AC10P_UMI_RXP2AB10
P_UMI_RXN1Y10P_UMI_RXP1AA10
P_UMI_RXN0Y12P_UMI_RXP0AA12
P_ZVDD_10Y14
P_GPP_RXN3Y3P_GPP_RXP3Y4
P_GPP_RXN2AA2P_GPP_RXP2AA1
P_GPP_RXN1AC4P_GPP_RXP1AB4
P_GPP_RXN0Y6P_GPP_RXP0AA6
P_UMI_TXN3 AC8P_UMI_TXP3 AB8
P_UMI_TXN2 Y8P_UMI_TXP2 AA8
P_UMI_TXN1 AB11P_UMI_TXP1 AC11
P_UMI_TXN0 AC12P_UMI_TXP0 AB12
P_ZVSS AA14
P_GPP_TXN3 V4P_GPP_TXP3 V3
P_GPP_TXN2 Y2P_GPP_TXP2 Y1
P_GPP_TXN1 AC3P_GPP_TXP1 AB3
P_GPP_TXN0 AC6P_GPP_TXP0 AB6
C529 0.1U_0402_16V7KC529 0.1U_0402_16V7K1 2
C522 0.1U_0402_16V7KC522 0.1U_0402_16V7K1 2
R437
39.2_0402_1%
R437
39.2_0402_1%
12
C526 0.1U_0402_16V7KC526 0.1U_0402_16V7K1 2
C531 0.1U_0402_16V7KC531 0.1U_0402_16V7K1 2
C528 0.1U_0402_16V7KC528 0.1U_0402_16V7K1 2
R436 1.27K_0402_1%R436 1.27K_0402_1%1 2
C534
1000P_0402_50V7K
C534
1000P_0402_50V7K
1
2
C533 0.1U_0402_16V7KC533 0.1U_0402_16V7K1 2
C518 0.1U_0402_16V7KC518 0.1U_0402_16V7K1 2
C520 0.1U_0402_16V7KC520 0.1U_0402_16V7K1 2
DD
R S
YS
TE
M M
EM
OR
Y
U22E
S IC E SERIES EME450GBB22GVA 1.65G BGA
DD
R S
YS
TE
M M
EM
OR
Y
U22E
S IC E SERIES EME450GBB22GVA 1.65G BGA
M_WE_LV17M_CAS_LV19
M1_CS_L1V16M1_CS_L0U17M0_CS_L1W16M0_CS_L0T17
M1_ODT1W15M1_ODT0U19M0_ODT1V15M0_ODT0W19
M_CKE1E15M_CKE0F15
M_EVENT_LN17M_RESET_LL23
M_CLK_H3L18M_CLK_L2N19M_CLK_H2N18M_CLK_L1M18M_CLK_H1M19M_CLK_L0M16M_CLK_H0M17
M_DQS_L7AC16
M_DQS_L6AC21M_DQS_H6AC20M_DQS_L5V22M_DQS_H5W22M_DQS_L4P22M_DQS_H4R22M_DQS_L3J23M_DQS_H3J22M_DQS_L2E22M_DQS_H2E23M_DQS_L1A20M_DQS_H1B20M_DQS_L0B16M_DQS_H0A16
M_DM7AA16M_DM6AB20M_DM5V23M_DM4P23M_DM3H22M_DM2D21M_DM1B19M_DM0D15
M_BANK2F16M_BANK1T18M_BANK0R18
M_ADD15G15M_ADD14E16M_ADD13W17M_ADD12E18M_ADD11F17M_ADD10T19M_ADD9E19M_ADD8F19M_ADD7G18M_ADD6H15M_ADD5G17M_ADD4H17M_ADD3H18M_ADD2J17M_ADD1H19M_ADD0R17
M_ZVDDIO_MEM_S M22
M_VREF M23
M_DATA63 AC15M_DATA62 AB15M_DATA61 AB18M_DATA60 AC18M_DATA59 AC14M_DATA58 AB14M_DATA57 Y16M_DATA56 AC17
M_DATA55 Y18M_DATA54 AB19M_DATA53 AA20M_DATA52 AA23M_DATA51 AA18M_DATA50 AC19M_DATA49 AB22M_DATA48 Y20
M_DATA47 Y21M_DATA46 W23M_DATA45 U23M_DATA44 T21M_DATA43 Y22M_DATA42 Y23M_DATA41 V21M_DATA40 V20
M_DATA39 T22M_DATA38 R23M_DATA37 P20M_DATA36 M20M_DATA35 T23M_DATA34 T20M_DATA33 P21M_DATA32 N23
M_DATA31 K23M_DATA30 K20M_DATA29 H20M_DATA28 G23M_DATA27 K21M_DATA26 K22M_DATA25 H23M_DATA24 H21
M_DATA23 F21M_DATA22 F20M_DATA21 D22M_DATA20 C22M_DATA19 F22M_DATA18 F23M_DATA17 D23M_DATA16 C23
M_DATA15 C20M_DATA14 A21M_DATA13 B18M_DATA12 A18M_DATA11 D20M_DATA10 B21M_DATA9 A19M_DATA8 C18
M_DATA7 D16M_DATA6 C16M_DATA5 C14M_DATA4 A14M_DATA3 D18M_DATA2 A17M_DATA1 A15M_DATA0 B14
M_CLK_L3L17
M_DQS_H7AB16
M_RAS_LU18
C525 0.1U_0402_16V7KC525 0.1U_0402_16V7K1 2
R4381K_0402_1%
R4381K_0402_1%
12
R435 2K_0402_1%R435 2K_0402_1%1 2
C532 0.1U_0402_16V7KC532 0.1U_0402_16V7K1 2
C527 0.1U_0402_16V7KC527 0.1U_0402_16V7K1 2
R4441K_0402_5%
R4441K_0402_5%
1 2
R4391K_0402_1%
R4391K_0402_1%
12
C521 0.1U_0402_16V7KC521 0.1U_0402_16V7K1 2
C524 0.1U_0402_16V7KC524 0.1U_0402_16V7K1 2
C535
0.1U_0402_16V4Z
C535
0.1U_0402_16V4Z
1
2
C530 0.1U_0402_16V7KC530 0.1U_0402_16V7K1 2
C523 0.1U_0402_16V7KC523 0.1U_0402_16V7K1 2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VDD_18
+VDD_10
+VDDL_10
+VDD_18_DAC
+APU_CORE
+APU_CORE_NB
+1.5V_APU
+1.8VS
+1.8VS
+1.05VS
+3VS
+APU_CORE
+APU_CORE_NB
+1.5V_APU
+1.5V_APU
+1.5V_APU
+1.5V_APU +1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0P07-FT1 PWR/VSS
C
7 48Tuesday, November 29, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0P07-FT1 PWR/VSS
C
7 48Tuesday, November 29, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0P07-FT1 PWR/VSS
C
7 48Tuesday, November 29, 2011
2010/06/30 2012/06/30
By case (Along split)
Near CPU Socket
POWER
Compal Electronics, Inc.
Change from SM010014520 to SD00200008020100816
Change from SM010014520 to SD00200008020100816
Change from SM010014520 to SD00200008020100816
+1.0VS has been raised to +1.05VS for AMD design guide 45339_R1.02 update 20101004
11A 2A
10A0.15A
0.2A
5.5A
0.5A
2A
place C564close APU ball
C58
0
0.1U
_040
2_16
V7K
C58
0
0.1U
_040
2_16
V7K1
2
CPU CORE
GPU AND NB CORE
DDR3
TSense/PLL/DP/PCIE/IO
DIS PLL
PCIE/IO/DDR3 Phy
DAC
DP Phy/IO
POWER
U22C
S IC E SERIES EME450GBB22GVA 1.65G BGA
CPU CORE
GPU AND NB CORE
DDR3
TSense/PLL/DP/PCIE/IO
DIS PLL
PCIE/IO/DDR3 Phy
DAC
DP Phy/IO
POWER
U22C
S IC E SERIES EME450GBB22GVA 1.65G BGA
VDDIO_MEM_S_11U16VDDIO_MEM_S_10W18VDDIO_MEM_S_9R19VDDIO_MEM_S_8R16VDDIO_MEM_S_7N16VDDIO_MEM_S_6L19VDDIO_MEM_S_5L16VDDIO_MEM_S_4J16VDDIO_MEM_S_3E17VDDIO_MEM_S_2G19VDDIO_MEM_S_1G16
VDDCR_NB_22P13VDDCR_NB_21P11VDDCR_NB_20N14VDDCR_NB_19N12VDDCR_NB_18N10VDDCR_NB_17M13VDDCR_NB_16M12VDDCR_NB_15M11VDDCR_NB_14L14VDDCR_NB_13L12VDDCR_NB_12L10VDDCR_NB_11K13VDDCR_NB_10K11VDDCR_NB_9H12VDDCR_NB_8H9VDDCR_NB_7G13VDDCR_NB_6G11VDDCR_NB_5F12VDDCR_NB_4F9VDDCR_NB_3E13VDDCR_NB_2E11VDDCR_NB_1E8
VDDCR_CPU_15R8VDDCR_CPU_14N7VDDCR_CPU_13M8VDDCR_CPU_12M6VDDCR_CPU_11L7VDDCR_CPU_10J8VDDCR_CPU_9J6VDDCR_CPU_8H7VDDCR_CPU_7H5VDDCR_CPU_6G8VDDCR_CPU_5G6VDDCR_CPU_4F7VDDCR_CPU_3F5VDDCR_CPU_2E6VDDCR_CPU_1E5
VDD_33 A4
VDD_10_4 T12VDD_10_3 V12VDD_10_2 W13VDD_10_1 U13
VDDPL_10 U11
VDD_18_DAC W9
VDD_18_7 V7VDD_18_6 T7VDD_18_5 W6VDD_18_4 U9VDD_18_3 U6VDD_18_2 W8VDD_18_1 U8
C54
6
1U_0
402_
6.3V
6K
C54
6
1U_0
402_
6.3V
6K1
2
C53
7
0.1U
_040
2_16
V7K
C53
7
0.1U
_040
2_16
V7K1
2
C57
1
1U_0
402_
6.3V
6K
C57
1
1U_0
402_
6.3V
6K1
2
C60
3
180P
_040
2_50
V8J
C60
3
180P
_040
2_50
V8J1
2
L30
FBMA-L11-201209-221LMA30T_0805
L30
FBMA-L11-201209-221LMA30T_0805
12
C56
2
0.1U
_040
2_16
V7K
C56
2
0.1U
_040
2_16
V7K1
2
C59
1
0.1U
_040
2_16
V7K
C59
1
0.1U
_040
2_16
V7K1
2
C58
5
1U_0
402_
6.3V
6K
C58
5
1U_0
402_
6.3V
6K1
2
C59
2
0.1U
_040
2_16
V7K
C59
2
0.1U
_040
2_16
V7K1
2
C56
1
0.1U
_040
2_16
V7K
C56
1
0.1U
_040
2_16
V7K1
2
C59
9
0.1U
_040
2_16
V7K
C59
9
0.1U
_040
2_16
V7K
1
2
C56
3
0.1U
_040
2_16
V7K
C56
3
0.1U
_040
2_16
V7K1
2
C61
0
0.1U
_040
2_16
V7K
C61
0
0.1U
_040
2_16
V7K 1
2
C54
8
1U_0
402_
6.3V
6K
C54
8
1U_0
402_
6.3V
6K1
2
C57
4
10U
_060
3_6.
3V6M
C57
4
10U
_060
3_6.
3V6M1
2
C59
8
1U_0
402_
6.3V
6K
C59
8
1U_0
402_
6.3V
6K1
2
C57
0
0.1U
_040
2_16
V7K
C57
0
0.1U
_040
2_16
V7K1
2
L29
FBMA-L11-201209-221LMA30T_0805
L29
FBMA-L11-201209-221LMA30T_080512
C55
4
180P
_040
2_50
V8J
C55
4
180P
_040
2_50
V8J
1
2
L32
FBMA-L11-201209-221LMA30T_0805
L32
FBMA-L11-201209-221LMA30T_0805
12
C54
7
1U_0
402_
6.3V
6K
C54
7
1U_0
402_
6.3V
6K1
2
C57
2
1U_0
402_
6.3V
6K
C57
2
1U_0
402_
6.3V
6K1
2
C58
6
1U_0
402_
6.3V
6K
C58
6
1U_0
402_
6.3V
6K1
2
C60
8
0.1U
_040
2_16
V7K
C60
8
0.1U
_040
2_16
V7K 1
2
C58
3
1U_0
402_
6.3V
6K
C58
3
1U_0
402_
6.3V
6K1
2
C61
2
180P
_040
2_50
V8J
C61
2
180P
_040
2_50
V8J
1
2
C56
5
0.1U
_040
2_16
V7K
C56
5
0.1U
_040
2_16
V7K1
2
C57
3
10U
_060
3_6.
3V6M
C57
3
10U
_060
3_6.
3V6M1
2
C55
7
1U_0
402_
6.3V
6K
C55
7
1U_0
402_
6.3V
6K1
2
C56
4
180P
_040
2_50
V8J
C56
4
180P
_040
2_50
V8J
1
2
C60
0
0.1U
_040
2_16
V7K
C60
0
0.1U
_040
2_16
V7K
1
2
C56
9
0.1U
_040
2_16
V7K
C56
9
0.1U
_040
2_16
V7K1
2
C55
1
1U_0
402_
6.3V
6K
C55
1
1U_0
402_
6.3V
6K1
2
C53
8
1U_0
402_
6.3V
6K
C53
8
1U_0
402_
6.3V
6K1
2
C59
7
1U_0
402_
6.3V
6K
C59
7
1U_0
402_
6.3V
6K1
2
C58
8
180P
_040
2_50
V8J
C58
8
180P
_040
2_50
V8J
1
2
C58
1
1U_0
402_
6.3V
6K
C58
1
1U_0
402_
6.3V
6K1
2
C55
3
1U_0
402_
6.3V
6K
C55
3
1U_0
402_
6.3V
6K1
2
C59
5
1U_0
402_
6.3V
6K
C59
5
1U_0
402_
6.3V
6K1
2
C59
4
0.1U
_040
2_16
V7K
C59
4
0.1U
_040
2_16
V7K1
2
C54
5
180P
_040
2_50
V8J
C54
5
180P
_040
2_50
V8J
1
2
C55
6
180P
_040
2_50
V8J
C55
6
180P
_040
2_50
V8J
1
2
C60
2
180P
_040
2_50
V8J
C60
2
180P
_040
2_50
V8J1
2
C59
6
1U_0
402_
6.3V
6K
C59
6
1U_0
402_
6.3V
6K1
2
C61
3
180P
_040
2_50
V8J
C61
3
180P
_040
2_50
V8J
1
2
C56
0
0.1U
_040
2_16
V7K
C56
0
0.1U
_040
2_16
V7K1
2
C55
5
180P
_040
2_50
V8J
C55
5
180P
_040
2_50
V8J
1
2
C55
8
10U
_060
3_6.
3V6M
C55
8
10U
_060
3_6.
3V6M1
2
C58
7
180P
_040
2_50
V8J
C58
7
180P
_040
2_50
V8J
1
2
C60
9
0.1U
_040
2_16
V7K
C60
9
0.1U
_040
2_16
V7K 1
2C
549
10U
_060
3_6.
3V6M
C54
9
10U
_060
3_6.
3V6M1
2
L31
FBMA-L11-201209-221LMA30T_0805
L31
FBMA-L11-201209-221LMA30T_0805
12
C60
1
0.1U
_040
2_16
V7K
C60
1
0.1U
_040
2_16
V7K
1
2
+
C62
2
330U
_2.5
V_M
@+
C62
2
330U
_2.5
V_M
@
1
2
C58
4
1U_0
402_
6.3V
6K
C58
4
1U_0
402_
6.3V
6K1
2
C61
1
0.1U
_040
2_16
V7K
C61
1
0.1U
_040
2_16
V7K 1
2
C59
3
0.1U
_040
2_16
V7K
C59
3
0.1U
_040
2_16
V7K1
2
C55
0
1U_0
402_
6.3V
6K
C55
0
1U_0
402_
6.3V
6K1
2
GN
D
U22D
S IC E SERIES EME450GBB22GVA 1.65G BGA
GN
D
U22D
S IC E SERIES EME450GBB22GVA 1.65G BGA
VSS_49N11VSS_48N8VSS_47N6VSS_46N4VSS_45M7VSS_44L22VSS_43L20VSS_42L13VSS_41L11VSS_40L8VSS_39L6VSS_38L4VSS_37K14VSS_36K10VSS_35J20VSS_34J7VSS_33J5VSS_32J4VSS_31H13VSS_30H11VSS_29H6VSS_28G22VSS_27G20VSS_26G12VSS_25G9VSS_24G7VSS_23G5VSS_22G4VSS_21F13VSS_20F11VSS_19F8VSS_18E20VSS_17E12VSS_16E9VSS_15E7VSS_14D19VSS_13D17VSS_12B15VSS_11D14VSS_10D11VSS_9D9VSS_8D7VSS_7D5VSS_6C4VSS_5B22VSS_4B17VSS_3B11VSS_2B7VSS_1A7
VSSBG_DAC A11VSS_97 AC13VSS_96 AC9VSS_95 AC5VSS_94 AB21VSS_93 AB17VSS_92 AB13VSS_91 AB9VSS_90 AB5VSS_89 AB2VSS_88 AA22VSS_87 AA4VSS_86 Y19VSS_85 Y17VSS_84 Y15VSS_83 Y13VSS_82 Y11VSS_81 Y9VSS_80 Y7VSS_79 Y5VSS_78 W20VSS_77 W12VSS_76 W7VSS_75 W5VSS_74 W4VSS_73 W2VSS_72 W1VSS_71 V13VSS_70 V11VSS_69 V9VSS_68 V8VSS_67 U22VSS_66 U20VSS_65 U12VSS_64 U7VSS_63 U5VSS_62 U4VSS_61 T13VSS_60 T11VSS_59 T9VSS_58 T6VSS_57 R20VSS_56 R7VSS_55 R4VSS_54 P14VSS_53 P10VSS_52 N22VSS_51 N20VSS_50 N13
C59
0
10U
_060
3_6.
3V6M
C59
0
10U
_060
3_6.
3V6M1
2
C61
5
180P
_040
2_50
V8J
C61
5
180P
_040
2_50
V8J
1
2
J15
JUMP_43X79
@ J15
JUMP_43X79
@
11 2 2
C56
6
1U_0
402_
6.3V
6K
C56
6
1U_0
402_
6.3V
6K1
2
C62
3
22U
_080
5_6.
3V6M
@
C62
3
22U
_080
5_6.
3V6M
@
1
2
C11
02
180P
_040
2_50
V8J
C11
02
180P
_040
2_50
V8J
1
2
C58
9
10U
_060
3_6.
3V6M
C58
9
10U
_060
3_6.
3V6M1
2
C55
9
0.1U
_040
2_16
V7K
C55
9
0.1U
_040
2_16
V7K1
2
C55
2
1U_0
402_
6.3V
6K
C55
2
1U_0
402_
6.3V
6K1
2
C58
2
1U_0
402_
6.3V
6K
C58
2
1U_0
402_
6.3V
6K1
2
C61
4
180P
_040
2_50
V8J
C61
4
180P
_040
2_50
V8J
1
2
C56
7
10U
_060
3_6.
3V6M
C56
7
10U
_060
3_6.
3V6M1
2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_D[0..63]
DDR_A_MA[0..15]
DDR_A_DM[0..7]
DDR_A_D26
DDR_A_D2
DDR_A_D25
DDR_A_D27
DDR_A_D0
DDR_A_DM0
DDR_A_D19
DDR_A_D10
DDR_A_D3
DDR_A_D1
DDR_A_D16
DDR_A_DM3
DDR_A_D9
DDR_A_D24
DDR_A_D18
DDR_A_D11
DDR_A_D8
DDR_A_D17
DDR_A_MA12
DDR_A_MA3
DDR_A_MA8
DDR_A_MA10
DDR_A_MA9
DDR_A_MA1
DDR_A_MA5
DDR_A_MA13
DDR_A_D35
DDR_A_D42
DDR_A_D59
DDR_A_D57
DDR_A_D51
DDR_A_D33
DDR_A_D58
DDR_A_DM5
DDR_A_D40
DDR_A_D49
DDR_A_DM7
DDR_A_D56
DDR_A_D43
DDR_A_D34
DDR_A_D48
DDR_A_D32
DDR_A_D50
DDR_A_D41
DDR_A_D5
DDR_A_D22
DDR_A_D14
DDR_A_D31
DDR_A_D12
DDR_A_D6
DDR_A_DM2
DDR_A_DM1
DDR_A_D28
DDR_A_D4
DDR_A_D30
DDR_A_D29
DDR_A_D7
DDR_A_D13
DDR_A_D20DDR_A_D21
DDR_A_D15
DDR_A_D23
DDR_A_MA15
DDR_A_MA7
DDR_A_MA0
DDR_A_MA6
DDR_A_MA14
DDR_A_MA4
DDR_A_MA11
DDR_A_MA2
DDR_A_D36
DDR_A_D63
DDR_A_DM6
DDR_A_D39
DDR_A_D46
DDR_A_DM4
DDR_A_D44
DDR_A_D52
DDR_A_D54
DDR_A_D45
DDR_A_D60
DDR_A_D37
DDR_A_D55
DDR_A_D62
DDR_A_D53
DDR_A_D47
DDR_A_D38
DDR_A_D61
DDR_A_MA[0..15]
DDR_A_D[0..63]
DDR_A_DM[0..7]
DDR_A_DQS#1DDR_A_DQS1
DDR_A_DQS#2DDR_A_DQS2
DDR_CKE0
DDR_CS1_DIMMA#
DDR_A_WE#
DDR_A_BS2
DDR_A_BS0
DDR_A_CAS#
DDR_A_CLK0DDR_A_CLK#0
DDR_A_DQS#4DDR_A_DQS4
DDR_A_DQS#6DDR_A_DQS6
DDR_RST#
DDR_A_DQS3
DDR_A_DQS0
DDR_A_DQS#3
DDR_A_DQS#0
DDR_A_BS1 DDR_A_RAS#
DDR_CS0_DIMMA# DDR_A_ODT0
DDR_A_ODT1
DDR_A_CLK#1 DDR_A_CLK1
DDR_CKE1
DDR_EVENT# FCH_SMDAT0 FCH_SMCLK0
DDR_A_DQS5 DDR_A_DQS#5
DDR_A_DQS7 DDR_A_DQS#7
+VREF_DQ
+1.5V
+VREF_CA
+1.5V
+0.75VS+1.5V
+1.5V
+VREF_DQ
+1.5V
+3VS
+1.5V
+VREF_CA
+0.75VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-I Socket
Custom
8 48Wednesday, November 30, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-I Socket
Custom
8 48Wednesday, November 30, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-I Socket
Custom
8 48Wednesday, November 30, 2011
2010/06/30 2012/06/30
Place near JDIMM1
CRB 0.1u X1 4.7u X1 CRB 100U X2
Combine to one?
DDR3 SO-DIMM AReverse Type
Compal Electronics, Inc.
20100729
SF000002Y00
R4411K_0402_1%R4411K_0402_1%
12
C64
7
0.1U
_040
2_16
V4Z
C64
7
0.1U
_040
2_16
V4Z
1
2
C631
0.1U_0402_16V4Z
C631
0.1U_0402_16V4Z
1
2
C632
0.1U_0402_16V4Z
C632
0.1U_0402_16V4Z
1
2
C64
4
0.1U
_040
2_16
V4Z
C64
4
0.1U
_040
2_16
V4Z
1
2
C62
7
1000
P_0
402_
50V
7K
C62
7
1000
P_0
402_
50V
7K
1
2
C64
2
4.7U
_060
3_6.
3V6K
C64
2
4.7U
_060
3_6.
3V6K
1
2
R446
10K_0402_5%
R446
10K_0402_5%
12
R4431K_0402_1%R4431K_0402_1%
12
C628
0.1U_0402_16V4Z
C628
0.1U_0402_16V4Z
1
2
C64
5
1000
P_0
402_
50V
7K
C64
5
1000
P_0
402_
50V
7K
1
2
C64
6
2.2U
_060
3_6.
3V4Z
C64
6
2.2U
_060
3_6.
3V4Z
1
2
+
C64
3
220U
_6.3
V_M
+
C64
3
220U
_6.3
V_M1
2
C62
6
0.1U
_040
2_16
V4Z
C62
6
0.1U
_040
2_16
V4Z
1
2
C64
1
0.1U
_040
2_16
V4Z
C64
1
0.1U
_040
2_16
V4Z
1
2
R4401K_0402_1%R4401K_0402_1%
12
R445 10K_0402_5%R445 10K_0402_5%1 2
JDIMM1
LCN_DAN06-K4406-0103
ME@JDIMM1
LCN_DAN06-K4406-0103
ME@
VREF_DQ1
VSS3
DQ05
DQ17
VSS9
DM011
VSS13
DQ215
DQ317
VSS19
DQ821
DQ923
VSS25
DQS1#27
DQS129
VSS31
DQ1033
DQ1135
VSS37
DQ1639
VSS 2
DQ4 4
DQ5 6
VSS 8
DQS0# 10
DQS0 12
VSS 14
DQ6 16
DQ7 18
VSS 20
DQ12 22
DQ13 24
VSS 26
DM1 28
RESET# 30
VSS 32
DQ14 34
DQ15 36
VSS 38
DQ20 40
DQ1741
VSS43
DQS2#45
DQS247
VSS49
DQ1851
DQ1953
VSS55
DQ2457
DQ2559
VSS61
DM363
VSS65
DQ2667
DQ2769
VSS71
CKE073
VDD75
NC77
BA279
VDD81
A12/BC#83
A985
VDD87
A889
A591
VDD93
A395
A197
VDD99
CK0101
CK0#103
VDD105
A10/AP107
BA0109
VDD111
WE#113
CAS#115
VDD117
A13119
S1#121
VDD123
TEST125
VSS127
DQ32129
DQ33131
VSS133
DQS4#135
DQS4137
VSS139
DQ34141
DQ35143
VSS145
DQ40147
DQ41149
VSS151
DM5153
VSS155
DQ42157
DQ43159
VSS161
DQ48163
DQ49165
VSS167
DQS6#169
DQS6171
VSS173
DQ50175
DQ51177
VSS179
DQ56181
DQ57183
VSS185
DM7187
VSS189
DQ58191
DQ59193
VSS195
SA0197
VDDSPD199
DQ21 42
VSS 44
DM2 46
VSS 48
DQ22 50
DQ23 52
VSS 54
DQ28 56
DQ29 58
VSS 60
DQS3# 62
DQS3 64
VSS 66
DQ30 68
DQ31 70
VSS 72
CKE1 74
VDD 76
A15 78
A14 80
VDD 82
A11 84
A7 86
VDD 88
A6 90
A4 92
VDD 94
A2 96
A0 98
VDD 100
CK1 102
CK1# 104
VDD 106
BA1 108
RAS# 110
VDD 112
S0# 114
ODT0 116
VDD 118
ODT1 120
NC 122
VDD 124
VREF_CA 126
VSS 128
DQ36 130
DQ37 132
VSS 134
DM4 136
VSS 138
DQ38 140
DQ39 142
VSS 144
DQ44 146
DQ45 148
VSS 150
DQS5# 152
DQS5 154
VSS 156
DQ46 158
DQ47 160
VSS 162
DQ52 164
DQ53 166
VSS 168
DM6 170
VSS 172
DQ54 174
DQ55 176
VSS 178
DQ60 180
DQ61 182
VSS 184
DQS7# 186
DQS7 188
VSS 190
DQ62 192
DQ63 194
VSS 196
EVENT# 198
SDA 200
SA1201
VTT203
GND1205
SCL 202
VTT 204
GND2 206
BOSS1207 BOSS2 208
C629
0.1U_0402_16V4Z
C629
0.1U_0402_16V4Z
1
2
C633
0.1U_0402_16V4Z
C633
0.1U_0402_16V4Z
1
2
R4421K_0402_1%R4421K_0402_1%
12
C630
0.1U_0402_16V4Z
C630
0.1U_0402_16V4Z
1
2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_D36
DDR_A_D63
DDR_A_D26
DDR_A_D2
DDR_A_D5
DDR_A_D22
DDR_A_D25
DDR_A_D35
DDR_A_MA12
DDR_A_D14
DDR_A_DM6
DDR_A_D42
DDR_A_D27
DDR_A_MA15
DDR_A_D31
DDR_A_D12
DDR_A_D59
DDR_A_MA3
DDR_A_D6
DDR_A_D39
DDR_A_MA7
DDR_A_MA0
DDR_A_DM2
DDR_A_DM1
DDR_A_D57
DDR_A_D46
DDR_A_D0
DDR_A_D28
DDR_A_DM0
DDR_A_D51
DDR_A_D19
DDR_A_DM4
DDR_A_D4
DDR_A_D30
DDR_A_D44
DDR_A_D33
DDR_A_D58
DDR_A_DM5
DDR_A_MA8
DDR_A_D10
DDR_A_MA6
DDR_A_MA10
DDR_A_D3
DDR_A_D1
DDR_A_D40
DDR_A_MA9
DDR_A_D16
DDR_A_D29
DDR_A_D52
DDR_A_DM3
DDR_A_D54
DDR_A_D49
DDR_A_D45
DDR_A_D9
DDR_A_DM7
DDR_A_MA1
DDR_A_D7
DDR_A_D13
DDR_A_D20
DDR_A_D60
DDR_A_D37
DDR_A_MA5
DDR_A_MA14
DDR_A_D55
DDR_A_MA4
DDR_A_D21
DDR_A_D62
DDR_A_D24
DDR_A_D15
DDR_A_D56
DDR_A_D23
DDR_A_D53
DDR_A_D47
DDR_A_D18
DDR_A_D43
DDR_A_D34
DDR_A_D48
DDR_A_D11
DDR_A_D38
DDR_A_D32
DDR_A_MA13
DDR_A_MA11
DDR_A_D50
DDR_A_D8
DDR_A_D61
DDR_A_MA2
DDR_A_D41
DDR_A_D17
DDR_A_D[0..63]
DDR_A_MA[0..15]
DDR_A_DM[0..7]
DDR_CKE0
DDR_CS1_DIMMB#
DDR_A_BS1
DDR_A_WE#
DDR_A_RAS#
DDR_CS0_DIMMB#
DDR_RST#
DDR_A_BS2
DDR_A_BS0
DDR_A_CAS# DDR_B_ODT0
DDR_B_ODT1
DDR_B_CLK#3 DDR_B_CLK3 DDR_B_CLK2
DDR_B_CLK#2
DDR_CKE1
DDR_A_DQS3
DDR_A_DQS0
DDR_A_DQS#3
DDR_A_DQS#0
DDR_A_DQS5 DDR_A_DQS#5
DDR_A_DQS7 DDR_A_DQS#7
DDR_A_DQS#1DDR_A_DQS1
DDR_A_DQS#2DDR_A_DQS2
DDR_A_DQS#4DDR_A_DQS4
DDR_A_DQS#6DDR_A_DQS6
DDR_EVENT#
DDR_A_MA[0..15]
DDR_A_D[0..63]
DDR_A_DM[0..7]
FCH_SMDAT0 FCH_SMCLK0
+0.75VS
+VREF_CA
+1.5V
+VREF_DQ
+0.75VS
+1.5V
+3VS
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-II Socket
Custom
9 48Wednesday, November 30, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-II Socket
Custom
9 48Wednesday, November 30, 2011
2010/06/30 2012/06/30 Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 1.0DDR3 SODIMM-II Socket
Custom
9 48Wednesday, November 30, 2011
2010/06/30 2012/06/30
Place near JDIMM2
CRB 0.1u X1 4,7uX1
CRB only one 4.7kDDR3 SO-DIMM BReverse Type
Compal Electronics, Inc.
For DRAM strap pin reservation20100817
For DRAM strap pin reservation20100817
JDIMM2
LCN_DAN06-K4806-0103
ME@JDIMM2
LCN_DAN06-K4806-0103
ME@
VREF_DQ1 VSS1 2
VSS23 DQ4 4
DQ05 DQ5 6
DQ17 VSS3 8
VSS49 DQS#0 10
DM011 DQS0 12
VSS513 VSS6 14
DQ215 DQ6 16
DQ317 DQ7 18
VSS719 VSS8 20
DQ821 DQ12 22
DQ923 DQ13 24
VSS925 VSS10 26
DQS#127 DM1 28
DQS129 RESET# 30
VSS1131 VSS12 32
DQ1033 DQ14 34
DQ1135 DQ15 36
VSS1337 VSS14 38
DQ1639 DQ20 40
DQ1741 DQ21 42
VSS1543 VSS16 44
DQS#245 DM2 46
DQS247 VSS17 48
VSS1849 DQ22 50
DQ1851 DQ23 52
DQ1953 VSS19 54
VSS2055 DQ28 56
DQ2457 DQ29 58
DQ2559 VSS21 60
VSS2261 DQS#3 62
DM363 DQS3 64
VSS2365 VSS24 66
DQ2667 DQ30 68
DQ2769 DQ31 70
VSS2571 VSS26 72
A12/BC#83 A11 84
A985 A7 86
VDD587 VDD6 88
A889 A6 90
CKE073 CKE1 74
VDD175 VDD2 76
NC177 A15 78
BA279 A14 80
VDD381 VDD4 82
A591 A4 92
VDD793 VDD8 94
A395 A2 96
A197 A0 98
VDD999 VDD10 100
CK0101 CK1 102
CK0#103 CK1# 104
VDD11105 VDD12 106
A10/AP107 BA1 108
BA0109 RAS# 110
VDD13111 VDD14 112
WE#113 S0# 114
CAS#115 ODT0 116
VDD15117 VDD16 118
A13119 ODT1 120
S1#121 NC2 122
VDD17123 VDD18 124
NCTEST125 VREF_CA 126
VSS27127 VSS28 128
DQ32129 DQ36 130
DQ33131 DQ37 132
VSS29133 VSS30 134
DQS#4135 DM4 136
DQS4137 VSS31 138
VSS32139 DQ38 140
DQ34141 DQ39 142
DQ35143 VSS33 144
VSS34145 DQ44 146
DQ40147 DQ45 148
DQ41149 VSS35 150
VSS36151 DQS#5 152
DM5153 DQS5 154
VSS37155 VSS38 156
DQ42157 DQ46 158
DQ43159 DQ47 160
VSS39161 VSS40 162
DQ48163 DQ52 164
DQ49165 DQ53 166
VSS41167 VSS42 168
DQS#6169 DM6 170
DQS6171 VSS43 172
VSS44173 DQ54 174
DQ50175 DQ55 176
DQ51177 VSS45 178
VSS46179 DQ60 180
DQ56181 DQ61 182
DQ57183 VSS47 184
VSS48185 DQS#7 186
DM7187 DQS7 188
VSS49189 VSS50 190
DQ58191 DQ62 192
DQ59193 DQ63 194
VSS51195 VSS52 196
SA0197 EVENT# 198
VDDSPD199 SDA 200
SA1201 SCL 202
VTT1203 VTT2 204
G1205 G2 206
C649
1000
P_0
402_
50V
7K
DIMM@C649
1000
P_0
402_
50V
7K
DIMM@1
2
C651
0.1U_0402_16V4Z
DIMM@C651
0.1U_0402_16V4Z
DIMM@1
2
C66
4
4.7U
_060
3_6.
3V6K
DIMM@
C66
4
4.7U
_060
3_6.
3V6K
DIMM@
1
2 C66
3
0.1U
_040
2_16
V4Z
DIMM@
C66
3
0.1U
_040
2_16
V4Z
DIMM@1
2
C655
0.1U_0402_16V4Z
DIMM@C655
0.1U_0402_16V4Z
DIMM@1
2
C654
0.1U_0402_16V4Z
DIMM@C654
0.1U_0402_16V4Z
DIMM@1
2
C66
6
1000
P_0
402_
50V
7KDIMM@
C66
6
1000
P_0
402_
50V
7KDIMM@
1
2
C648
0.1U
_040
2_16
V4Z
DIMM@ C648
0.1U
_040
2_16
V4Z
DIMM@
1
2
C6672.2U_0603_6.3V4Z
DIMM@
C6672.2U_0603_6.3V4Z
DIMM@
1
2
C653
0.1U_0402_16V4Z
DIMM@C653
0.1U_0402_16V4Z
DIMM@1
2
C652
0.1U_0402_16V4Z
DIMM@C652
0.1U_0402_16V4Z
DIMM@1
2
C668
0.1U_0402_16V4Z
DIMM@
C668
0.1U_0402_16V4Z
DIMM@1
2
R961 10K_0402_5%DIMM@
R961 10K_0402_5%DIMM@
1 2
C66
5
0.1U
_040
2_16
V4Z
DIMM@
C66
5
0.1U
_040
2_16
V4Z
DIMM@
1
2
C650
0.1U_0402_16V4Z
DIMM@C650
0.1U_0402_16V4Z
DIMM@1
2
R96210K_0402_5%
DIMM@R962
10K_0402_5%
DIMM@
12
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
A_RST#
UMI_RXP0_CUMI_RXN0_CUMI_RXP1_CUMI_RXN1_CUMI_RXP2_CUMI_RXN2_CUMI_RXP3_CUMI_RXN3_C
PCIE_CALRPPCIE_CALRN
CLK_CALRN
CLK_PCIE_VGA_RCLK_PCIE_VGA#_R
25M_X2
APU_PROCHOT#_R
32K_X2
32K_X1
APU_PCIE_RST#_CPLT_RST#
CLK_PCIE_WLAN#_RCLK_PCIE_WLAN_R
CLK_PCIE_LAN#_RCLK_PCIE_LAN_R
APU_PCIE_RST#_C
25M_X2
25M_X1
25M_X1
32K_X1
32K_X2
PCIE_FTX_DRX_P1PCIE_FTX_DRX_N1
PCIE_FTX_DRX_P0PCIE_FTX_DRX_N0
UMI_TX0PUMI_TX0NUMI_TX1PUMI_TX1NUMI_TX2PUMI_TX2NUMI_TX3PUMI_TX3N
UMI_RX0PUMI_RX0NUMI_RX1PUMI_RX1NUMI_RX2PUMI_RX2NUMI_RX3PUMI_RX3N
CLK_PCIE_VGA#CLK_PCIE_VGA
APU_DISP_CLKAPU_DISP_CLK#
APU_CLKAPU_CLK#
PCI_CLK4 PCI_CLK3
PCI_CLK1
PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24 PCI_AD23
ALLOW_STOP#
APU_RST#
H_PROCHOT# APU_PWRGD
LPC_CLK1
RTC_CLK
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
SERIRQ
LPC_FRAME#
CLK_PCI_EC CLK_PCI_DB
CLK_PCIE_WLANCLK_PCIE_WLAN#
CLK_PCIE_LANCLK_PCIE_LAN#
APU_PCIE_RST#
PLT_RST# PCIE_FTX_C_DRX_P0PCIE_FTX_C_DRX_N0
PCIE_FTX_C_DRX_N1PCIE_FTX_C_DRX_P1
PCIE_FRX_DTX_P0PCIE_FRX_DTX_N0PCIE_FRX_DTX_P1PCIE_FRX_DTX_N1
+VDDAN_11_PCIE
+1.1VS_CKVDD
+RTCBATT
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH PCIE/CLK/PCI/LPC/RTC
Custom
10 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH PCIE/CLK/PCI/LPC/RTC
Custom
10 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH PCIE/CLK/PCI/LPC/RTC
Custom
10 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
W=20mils
for Clear CMOS
C146 place close to FCH
WLAN
LAN
Module design have reserve GPIO44,45 for VGA power enable and reset
R692/ C790 close to FCH
APU_PCIE_RST #: Reset PCIE device on APU
LAN
WLAN
change to 510 Ohm
VGA
R106 1M_0402_5%R106 1M_0402_5%1 2
C148 0.1U_0402_16V7KC148 0.1U_0402_16V7K1 2
R558 22_0402_5%R558 22_0402_5%1 2
Y425MHZ_20PF_FSX3M-25.M20FDO
Y425MHZ_20PF_FSX3M-25.M20FDO
NC 4
OSC 1
OSC3
NC2R107
20M_0402_5%R107
20M_0402_5%
12
C154 0.1U_0402_16V7KC154 0.1U_0402_16V7K1 2
T101T101
R100 0_0402_5%R100 0_0402_5%1 2
R15 0_0402_5%@R15 0_0402_5%@1 2
C151 0.1U_0402_16V7KC151 0.1U_0402_16V7K1 2
C159
22P_0402_50V8J
C159
22P_0402_50V8J
1 2
R101 0_0402_5%R101 0_0402_5%1 2
C158
22P_0402_50V8J
C158
22P_0402_50V8J
1 2
R692
33_0402_5%
@R692
33_0402_5%
@1 2
CLRP1SHORT PADS
@CLRP1SHORT PADS
@
12
R98 0_0402_5%R98 0_0402_5%1 2
C15722P_0402_50V8J
C15722P_0402_50V8J
1
2
Y132.768KHZ_12.5PF_CM31532768DZFTY132.768KHZ_12.5PF_CM31532768DZFT
12
R103 0_0402_5%R103 0_0402_5%1 2
C153 0.1U_0402_16V7KC153 0.1U_0402_16V7K1 2
C149 0.1U_0402_16V7KC149 0.1U_0402_16V7K1 2
R94 590_0402_1%R94 590_0402_1%1 2
R6700_0402_5%
@R670
0_0402_5%
@1 2
R102 0_0402_5%R102 0_0402_5%1 2
C789
0.1U_0402_16V4Z
@C789
0.1U_0402_16V4Z
@1 2
T100T100
C790150P_0402_50V8J
@C790
150P_0402_50V8J
@1
2
T99T99
R557 33_0402_5%R557 33_0402_5%1 2
R695
0_0402_5%
@R695
0_0402_5%
@1 2
C718 0.1U_0402_16V7KC718 0.1U_0402_16V7K1 2
R99 0_0402_5%R99 0_0402_5%1 2
C156
1U_0
402_
6.3V
6K
C156
1U_0
402_
6.3V
6K 1
2
C150 0.1U_0402_16V7KC150 0.1U_0402_16V7K1 2
C719 0.1U_0402_16V7KC719 0.1U_0402_16V7K1 2
C147 0.1U_0402_16V7KC147 0.1U_0402_16V7K1 2
R55922_0402_5%
@
R55922_0402_5%
@
1 2
C720 0.1U_0402_16V7KC720 0.1U_0402_16V7K1 2
R8660_0402_5%R8660_0402_5%
12
R105 510_0402_5%R105 510_0402_5%1 2
C152 0.1U_0402_16V7KC152 0.1U_0402_16V7K1 2
R95 2K_0402_1%R95 2K_0402_1%1 2
C721 0.1U_0402_16V7KC721 0.1U_0402_16V7K1 2
HUDSON-2
PCI CLKS
PCI EXPRESS INTERFACES
PCI INTERFACE
CLOCK GENERATOR
LPC
APU
S5 PLUS
U2A
S IC 218-0755091 A13 HUDSON-M3L FCBGA 656P C38
HUDSON-2
PCI CLKS
PCI EXPRESS INTERFACES
PCI INTERFACE
CLOCK GENERATOR
LPC
APU
S5 PLUS
U2A
S IC 218-0755091 A13 HUDSON-M3L FCBGA 656P C38
PCIE_RST#AE2
A_RST#AD5
UMI_TX0PAE30
UMI_TX0NAE32
UMI_TX1PAD33
UMI_TX1NAD31
UMI_TX2PAD28
UMI_TX2NAD29
UMI_TX3PAC30
UMI_TX3NAC32
UMI_RX0PAB33
UMI_RX0NAB31
UMI_RX1PAB28
UMI_RX1NAB29
UMI_RX2PY33
UMI_RX2NY31
UMI_RX3PY28
UMI_RX3NY29
PCIE_CALRPAF29
PCIE_CALRNAF31
GPP_TX0PV33
GPP_TX0NV31
GPP_TX1PW30
GPP_TX1NW32
GPP_TX2PAB26
GPP_TX2NAB27
GPP_TX3PAA24
GPP_TX3NAA23
GPP_RX0PAA27
GPP_RX0NAA26
GPP_RX1PW27
GPP_RX1NV27
GPP_RX2PV26
GPP_RX2NW26
GPP_RX3PW24
GPP_RX3NW23
CLK_CALRNF27
PCIE_RCLKPG30
PCIE_RCLKNG28
DISP_CLKPR26
DISP_CLKNT26
DISP2_CLKPH33
DISP2_CLKNH31
APU_CLKPT24
APU_CLKNT23
SLT_GFX_CLKPJ30
SLT_GFX_CLKNK29
GPP_CLK0PH27
GPP_CLK0NH28
GPP_CLK1PJ27
GPP_CLK1NK26
GPP_CLK2PF33
GPP_CLK2NF31
GPP_CLK3PE33
GPP_CLK3NE31
GPP_CLK4PM23
GPP_CLK4NM24
GPP_CLK5PM27
GPP_CLK5NM26
GPP_CLK6PN25
GPP_CLK6NN26
GPP_CLK7PR23
GPP_CLK7NR24
GPP_CLK8PN27
GPP_CLK8NR27
14M_25M_48M_OSCJ26
25M_X1C31
25M_X2C33
PCICLK0 AF3
PCICLK1/GPO36 AF1
PCICLK2/GPO37 AF5
PCICLK3/GPO38 AG2
PCICLK4/14M_OSC/GPO39 AF6
PCIRST# AB5
AD0/GPIO0 AJ3
AD1/GPIO1 AL5
AD2/GPIO2 AG4
AD3/GPIO3 AL6
AD4/GPIO4 AH3
AD5/GPIO5 AJ5
AD6/GPIO6 AL1
AD7/GPIO7 AN5
AD8/GPIO8 AN6
AD9/GPIO9 AJ1
AD10/GPIO10 AL8
AD11/GPIO11 AL3
AD12/GPIO12 AM7
AD13/GPIO13 AJ6
AD14/GPIO14 AK7
AD15/GPIO15 AN8
AD16/GPIO16 AG9
AD17/GPIO17 AM11
AD18/GPIO18 AJ10
AD19/GPIO19 AL12
AD20/GPIO20 AK11
AD21/GPIO21 AN12
AD22/GPIO22 AG12
AD23/GPIO23 AE12
AD24/GPIO24 AC12
AD25/GPIO25 AE13
AD26/GPIO26 AF13
AD27/GPIO27 AH13
AD28/GPIO28 AH14
AD29/GPIO29 AD15
AD30/GPIO30 AC15
AD31/GPIO31 AE16
CBE0# AN3
CBE1# AJ8
CBE2# AN10
CBE3# AD12
FRAME# AG10
DEVSEL# AK9
IRDY# AL10
TRDY# AF10
PAR AE10
STOP# AH1
PERR# AM9
SERR# AH8
REQ0# AG15
REQ1#/GPIO40 AG13
REQ2#/CLK_REQ8#/GPIO41 AF15
REQ3#/CLK_REQ5#/GPIO42 AM17
GNT0# AD16
GNT1#/GPO44 AD13
GNT2#/SD_LED/GPO45 AD21
GNT3#/CLK_REQ7#/GPIO46 AK17
CLKRUN# AD19
LOCK# AH9
INTE#/GPIO32 AF18
INTF#/GPIO33 AE18
INTG#/GPIO34 AC16
INTH#/GPIO35 AD18
LPCCLK0 B25
LPCCLK1 D25
LAD0 D27
LAD1 C28
LAD2 A26
LAD3 A29
LFRAME# A31
LDRQ0# B27
LDRQ1#/CLK_REQ6#/GPIO49 AE27
SERIRQ/GPIO48 AE19
DMA_ACTIVE# G25
PROCHOT# E28
APU_PG E26
LDT_STP# G26
APU_RST# F26
S5_CORE_EN H7
RTCCLK F1
INTRUDER_ALERT# F3
VDDBT_RTC_G E6
32K_X1 G2
32K_X2 G4
R88 2K_0402_1%R88 2K_0402_1%1 2
R6938.2K_0402_5%
@R6938.2K_0402_5%
@
12
T14T14
C146 150P_0402_50V8JC146 150P_0402_50V8J1 2
U43
MC74VHC1G08DFT2G SC70 5P
@
U43
MC74VHC1G08DFT2G SC70 5P
@
B2
A1Y 4
P5
G3
C15522P_0402_50V8J
C15522P_0402_50V8J
1
2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
SATA_CALRP
SATA_CALRN
GBE_PHY_INTR
SPI_WP#_R
SPI_HOLD#
SPI_HOLD#
SPI_SISPI_CLK_FCH
SPI_CLK_FCH
SPI_CLK_FCH_RSPI_SI_R
SPI_CLK_FCH_RSPI_SI_R
SPI_SB_CS0#_R
SPI_SO_R
SPI_WP#
GBE_PHY_INTR
SPI_WP#_R
SPI_SB_CS0#SPI_SO_R SPI_SO_LSPI_SB_CS0#_R
SPI_WP#
SATA_FRX_C_DTX_N0SATA_FRX_C_DTX_P0
SATA_FRX_C_DTX_N1SATA_FRX_C_DTX_P1
WL_OFF#
ODD_EN
BT_ON#
SATA_FTX_C_DRX_P1SATA_FTX_C_DRX_N1
BT_DISABLE#
SATA_FTX_C_DRX_P0SATA_FTX_C_DRX_N0
+AVDD_SATA
+3VS
+3VALW
+3VALW
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH SATA/SPI/VGA/HWM/SD
Custom
11 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH SATA/SPI/VGA/HWM/SD
Custom
11 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH SATA/SPI/VGA/HWM/SD
Custom
11 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Need to enable internalpull down to leave unconnected
4MB SPI ROM& Non-share ROM.
HDD
ODD
R110 place close to FCH
FCH-M3L NC pin
FCH-M3L NC pin
R1160_0402_5%
R1160_0402_5%1 2
U4
W25Q32BVSSIG SOIC 8
U4
W25Q32BVSSIG SOIC 8
CS#1
SO/SIO12
WP#3
GND4
VCC 8
HOLD# 7
SCLK 6
SI/SIO0 5
HUDSON-2
SERIAL ATA
SD CARD
GBE LAN
SPI ROM
VGA DAC
VGA MAINLINK
HW MONITOR
U2B
S IC 218-0755091 A13 HUDSON-M3L FCBGA 656P C38
HUDSON-2
SERIAL ATA
SD CARD
GBE LAN
SPI ROM
VGA DAC
VGA MAINLINK
HW MONITOR
U2B
S IC 218-0755091 A13 HUDSON-M3L FCBGA 656P C38
SATA_TX0PAK19
SATA_TX0NAM19
SATA_RX0NAL20
SATA_RX0PAN20
SATA_TX1PAN22
SATA_TX1NAL22
SATA_RX1NAH20
SATA_RX1PAJ20
SATA_TX2PAJ22
SATA_TX2NAH22
SATA_RX2NAM23
SATA_RX2PAK23
SATA_TX3PAH24
SATA_TX3NAJ24
SATA_RX3NAN24
SATA_RX3PAL24
SATA_TX4PAL26
SATA_TX4NAN26
SATA_RX4NAJ26
SATA_RX4PAH26
SATA_TX5PAN29
SATA_TX5NAL28
SATA_RX5NAK27
SATA_RX5PAM27
NC6AL29
NC7AN31
NC8AL31
NC9AL33
NC10AH33
NC11AH31
NC12AJ33
NC13AJ31
SATA_X2AG21
SATA_X1AF21
SATA_CALRPAF28
SATA_CALRNAF27
FANOUT0/GPIO52AH16
FANOUT1/GPIO53AM15
FANOUT2/GPIO54AJ16
FANIN0/GPIO56AK15
FANIN1/GPIO57AN16
FANIN2/GPIO58AL16
TEMPIN0/GPIO171K6
TEMPIN1/GPIO172K5
TEMPIN2/GPIO173K3
TEMPIN3/TALERT#/GPIO174M6NC1 AG16
NC2 AH10
NC3 A28
NC4 G27
NC5 L4
VIN0/GPIO175 N2
VIN1/GPIO176 M3
VIN2/SDATI_1/GPIO177 L2
VIN3/SDATO_1/GPIO178 N4
VIN4/SLOAD_1/GPIO179 P1
VIN5/SCLK_1/GPIO180 P3
VIN6/GBE_STAT3/GPIO181 M1
VIN7/GBE_LED3/GPIO182 M5
SD_CLK/SCLK_2/GPIO73 AL14
SD_CMD/SLOAD_2/GPIO74 AN14
SD_CD/GPIO75 AJ12
SD_WP/GPIO76 AH12
SD_DATA0/SDATI_2/GPIO77 AK13
SD_DATA1/SDATO_2/GPIO78 AM13
SD_DATA2/GPIO79 AH15
SD_DATA3/GPIO80 AJ14
GBE_COL AC4
GBE_CRS AD3
GBE_MDCK AD9
GBE_MDIO W10
GBE_RXCLK AB8
GBE_RXD3 AH7
GBE_RXD2 AF7
GBE_RXD1 AE7
GBE_RXD0 AD7
GBE_RXCTL/RXDV AG8
GBE_RXERR AD1
GBE_TXCLK AB7
GBE_TXD3 AF9
GBE_TXD2 AG6
GBE_TXD1 AE8
GBE_TXD0 AD8
GBE_TXCTL/TXEN AB9
GBE_PHY_PD AC2
GBE_PHY_RST# AA7
GBE_PHY_INTR W9
SPI_DI/GPIO164 V6
SPI_DO/GPIO163 V5
SPI_CLK/GPIO162 V3
SPI_CS1#/GPIO165 T6
ROM_RST#/SPI_WP#/GPIO161 V1
VGA_RED L30
VGA_GREEN L32
VGA_BLUE M29
VGA_DAC_RSET K31
VGA_HSYNC/GPO68 M28
VGA_VSYNC/GPO69 N30
VGA_DDC_SDA/GPO70 M33
VGA_DDC_SCL/GPO71 N32
ML_VGA_HPD/GPIO229 C29
ML_VGA_L0P T31
ML_VGA_L0N T33
ML_VGA_L1P T29
ML_VGA_L1N T28
ML_VGA_L2P R32
ML_VGA_L2N R30
ML_VGA_L3P P29
ML_VGA_L3N P28
AUXCAL U28
AUX_VGA_CH_P V28
AUX_VGA_CH_N V29
SATA_ACT#/GPIO67AD22
R138 10K_0402_5%R138 10K_0402_5%1 2
C16022P_0402_50V8J
@
C16022P_0402_50V8J
@
R11133_0402_5%
@
R11133_0402_5%
@
12
R1100_0402_5%
R1100_0402_5%1 2
R11733_0402_5%
R11733_0402_5%
1 2
R1123.3K_0402_5%
R1123.3K_0402_5%
1 2
R137 10K_0402_5%R137 10K_0402_5%1 2
R149 10K_0402_5%R149 10K_0402_5%1 2
R11933_0402_5%
R11933_0402_5%
1 2
R1150_0402_5%
R1150_0402_5%1 2
R146 10K_0402_5%R146 10K_0402_5%1 2
T48T48
R1281K_0402_1% R1281K_0402_1% 12
C1650.1U_0402_16V4ZC1650.1U_0402_16V4Z
1 2
R13310K_0402_5% @ R13310K_0402_5% @1 2
R108 10K_0402_5%R108 10K_0402_5%1 2
R148 10K_0402_5%R148 10K_0402_5%1 2
R130931_0402_1% R130931_0402_1% 12
R139 10K_0402_5%R139 10K_0402_5%1 2
R121 10K_0402_5%R121 10K_0402_5%1 2
R151 10K_0402_5%R151 10K_0402_5%1 2
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
TEST2
TEST0
SYS_RESET#
WD_PWRGD
FCH_PWRGD
TEST1
FCH_SMCLK0FCH_SMDAT0FCH_SMCLK1FCH_SMDATA1
EC_LID_OUT#
FCH_PCIE_WAKE#
H_THERMTRIP#
HDA_BITCLK
HDA_SDIN0
EC_RSMRST#
FCH_SMCLK0
FCH_SMDAT0
TEST0
TEST1
TEST2
USB_OC1#
HDA_BITCLK
HDA_SDIN0
HDA_SYNC
HDA_SDOUT
HDA_RST#
USB_OC0#
USB_OC2#
USB_RCOMP
USB30_FRX_DTX_P0USB30_FRX_DTX_N0
USB30_FTX_DRX_P0USB30_FTX_DRX_N0
EC_PWM2
USB30_FRX_DTX_P1USB30_FRX_DTX_N1
USB30_FTX_DRX_P1USB30_FTX_DRX_N1
PEG_CLKREQ#_R
PEG_CLKREQ#_R
WD_PWRGD
WLAN_CLKREQ#
USB_OC3#
USB_OC3#
USB_OC5#
FCH_SMCLK1
FCH_SMDATA1
GPIO190GPIO189
GPIO189GPIO190
USB_OC2#
USB_OC0#
USB_OC1#
USB_OC5#
ODD_DA#_FCH
ODD_DETECT#
USBSS_CALRNUSBSS_CALRP
USB_OC7#
USB_OC7#
LAN_CLKREQ#
KBRST#
EC_LID_OUT#
GATEA20
EC_RSMRST#
H_THERMTRIP#
PM_SLP_S3#PM_SLP_S5#PBTN_OUT#
EC_SMI#EC_SCI#
FCH_PCIE_WAKE#
FCH_SPKRFCH_SMCLK0FCH_SMDAT0
USB_OC0#USB_OC1#
HDA_SYNC_AUDIOHDA_RST_AUDIO#
HDA_SDIN0HDA_SDOUT_AUDIOHDA_BITCLK_AUDIO
USB20_P0 USB20_N0
USB20_P1 USB20_N1
USB20_P2 USB20_N2
USB20_P3 USB20_N3
USB30_P10 USB30_N10
USB30_P11 USB30_N11
USB30_FRX_DTX_N0 USB30_FRX_DTX_P0
USB30_FTX_DRX_N0 USB30_FTX_DRX_P0
EC_PWM2
USB30_FRX_DTX_N1 USB30_FRX_DTX_P1
USB30_FTX_DRX_N1 USB30_FTX_DRX_P1
PEG_CLKREQ#
USB_OC2#
PXS_RST#PXS_PWREN
WLAN_CLKREQ#
LAN_CLKREQ#
VGA_PWRGD
ODD_DA#_FCH
ODD_DETECT#
FCH_PWRGD
USB20_P5 USB20_N5
VGA_GATE#
USB20_P6 USB20_N6
+3VALW
+3VALW
+3VS
+3VALW
+3VALW+3VALW
+FCH_VDD_11_SSUSB_S
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH-ACPI/USB/HDA/GPIO
Custom
12 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH-ACPI/USB/HDA/GPIO
Custom
12 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA8681P 0.1FCH-ACPI/USB/HDA/GPIO
Custom
12 48Wednesday, November 30, 2011
2011/10/12 2013/10/12Compal Electronics, Inc.
For FCH internal debug use
PCIE_RST2 : Reset PCIE device on Hudson 3
RP1
WLAN
Root
RP2
Root
Root
CMOS
BT
LP1
LP2
LP1
LP2
0 0
10
01
UMA Full
UMA Low
PX4 Full
FunctionBOARDConfig. GPIO189 GPIO190
strap pin