combinational circuits digital logic - unc abruce/fall11/255/sequentialcircuits_lecture4.pdf ·...
TRANSCRIPT
![Page 1: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/1.jpg)
Sequential Logic
(Materials taken from: Principles of Computer Hardware by Alan Clements )
![Page 2: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/2.jpg)
Sequential vs. Combinational Circuits
• Combinatorial circuits: their outputs are computed entirely from their present inputs
• Sequential circuits: their outputs are computed using both the present input and their previous output– The idea of a next state
– A clock input triggers the transition from the current state to next state.
![Page 3: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/3.jpg)
The Big Picture
![Page 4: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/4.jpg)
Sequential Logic Elements
• Sequential logic can perform as many different functions as combinational logic
• Certain functions have been given names.
– Latch: a 1-bit memory element
– Register : m latches in a row and is able to store an m-bit word
– Shift register: special-purpose register that moves the bits of the word left or right
– Counter: special-purpose register that when triggered (i.e. clocked) increases its contents by 1
– State machines: moves from one state to another each time it is triggered
![Page 5: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/5.jpg)
The Flip-Flop
• Basic building block of sequential circuits
![Page 6: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/6.jpg)
Analysis by Assuming Initial Conditions
![Page 7: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/7.jpg)
Truth Table
![Page 8: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/8.jpg)
RS Flip-Flop
![Page 9: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/9.jpg)
NAND Gate Implementation
![Page 10: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/10.jpg)
Clocked RS Flip-Flop
NOR gate implementation NAND gate implementation
![Page 11: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/11.jpg)
D Flip-Flop
D = 1 sets the RS flip-flop and D = 0 clears it
![Page 12: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/12.jpg)
D Flip-Flop Chip
2 active low inputs called preset and clear- Unconditional - Set high in normal usage- Used on power-up
![Page 13: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/13.jpg)
Registers
Registers transmit and receive data from busesFlip-flops are clocked to latch the data
![Page 14: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/14.jpg)
RegistersThe most common sequential building block is the register. A register is N bits wide and has a load line for loading in a new value into the register.
Note that DFF simply loads old value when LD = 0. DFF i l d d l k l
V 0.4 57Copyright 2005. Thomson/Delmar Learning, All rights reserved.
is loaded every clock cycle.
![Page 15: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/15.jpg)
Ways of Clocking a Flip-Flop
• A clocked flip-flop captures a digital value and holds it; three ways of clocking:1. Whenever the clock is asserted (i.e. a level-
triggered flip-flop).
2. Whenever the clock is changing state (i.e. an edge-triggered flip-flop).
3. Capture data on one edge of the clock and transfer it to output on the following edge (i.e. a master–slave flip-flop)
![Page 16: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/16.jpg)
Level-Triggered FF
• The type of FF we have discussed so far
• Not appropriate for all applications
![Page 17: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/17.jpg)
Edge-Triggered FF
• An edge-triggered flip-flop is clocked not by the level of the clock (i.e. high or low), but by the transition of the clock signal from zero to one, or one to zero. – Positive or rising-edge sensitive
– Negative or falling-edge sensitive
– The rising or falling edge of a pulse can have durations less than 1 ns
– Like an level-sensitive clock triggered by a infinitesimally short pulse
![Page 18: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/18.jpg)
Edge-Triggered FF
Positive edge-triggered D flip-flop
![Page 19: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/19.jpg)
Edge-Triggered FF
• Variation in the arrival time of clock pulses to FF clock inputs is called clock skew
• Caused by differences in the paths by which clock pulses reach flip-flops– Distance
– Temperature
– Age
![Page 20: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/20.jpg)
Master-Slave FF
![Page 21: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/21.jpg)
Timing Diagrams
![Page 22: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/22.jpg)
JK Flip-Flop
Edge-triggered flip-flops
When a JK flip-flop is clocked, it behaves like an RS flip-flop (where J = S, K = R) for all input conditions except J = K = 1
![Page 23: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/23.jpg)
Summary
• Flip-flops have internal state as well as external inputs---they are memory elements
• The most common forms of flip-flop are: D flip-flop, RS flip-flop, and JK flip-flop
• Flip-flops have two outputs: Q and Q
• Most flip-flops are clocked and the clock is used to trigger the flip-flop.
• Flip-flops often have unconditional preset and clear inputs used the set or clear the output
![Page 24: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/24.jpg)
Shift Register• Shift register: bits can be moved one place right every
time the register is clocked
• Example, the binary pattern 01110101
becomes 00111010 after the shift register is clocked once
and 00011101 after it is clocked twice
and 00001110 after it is clocked three times, and so on
• After the first shift a 0 has been shifted in from the left-hand end and the 1 at the right-hand end has been lost
• Shifting 1 place right has the effect of dividing the number by 2; 1 place left corresponds to multiplying by 2
![Page 25: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/25.jpg)
Right-Shift Register Using D FFs
![Page 26: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/26.jpg)
Shift RegisterVery useful sequential building block Used to perform eitherVery useful sequential building block. Used to perform either parallel to serial data conversion or serial to parallel data conversion.
Copyright 2005. Thomson/Delmar Learning, All rights d
V 0.4 59
reserved.
![Page 27: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/27.jpg)
Binary Counter Using JK Flip-Flops
![Page 28: Combinational Circuits Digital Logic - UNC Abruce/Fall11/255/SequentialCircuits_Lecture4.pdf · Sequential vs. Combinational Circuits • Combinatorial circuits: their outputs are](https://reader034.vdocuments.us/reader034/viewer/2022042105/5e82f19deda53828445a4059/html5/thumbnails/28.jpg)
CounterVery useful sequential building block. Used to generate memory y q g g yaddresses, or keep track of the number of times a datapath operation is performed.
Copyright 2005. Thomson/Delmar Learning, All rights d
V 0.4 58
reserved.