assignment #1 due today! assignment #2 to be posted right...

EE141

1

EE141 EECS141 1 Lecture #4

EE141 EECS141 2 Lecture #4

  Assignment #1 due today!   Assignment #2 to be posted right thereafter   DIS 101 (Th 11am-noon) in GPB (Genetics

and Plant Biology) 107 starting next week   Office hours of TAs in 557 Cory   Labs start next week (Monday)

EE141

2

EE141 EECS141 3 Lecture #4

 Last lecture   Basic metrics for IC design  Manufacturing

 Today’s lecture  Design Rules   Introduction to switch logic

 Reading (2.3, 3.3.1-3.3.2)

EE141 EECS141 4 Lecture #4

EE141

3

EE141 EECS141 5 Lecture #4

EE141 EECS141 6 Lecture #4

EE141

4

EE141 EECS141 7 Lecture #4

EE141 EECS141 8 Lecture #4

(well contacts)

EE141

5

EE141 EECS141 9 Lecture #4

  Interface between designer and process engineer

  Guidelines for constructing process masks   Unit dimension: Minimum line width

  scalable design rules: lambda parameter   absolute dimensions (micron rules)

EE141 EECS141 10 Lecture #4

 Intra-layer  Widths, spacing, area

 Inter-layer   Enclosures, distances, extensions,

overlaps  Special rules (sub-0.25µm)

  Antenna rules, density rules, (area)

EE141

6

EE141 EECS141 11 Lecture #4

EE141 EECS141 12 Lecture #4

EE141

7

EE141 EECS141 13 Lecture #4

EE141 EECS141 14 Lecture #4

EE141

8

EE141 EECS141 15 Lecture #4

EE141 EECS141 16 Lecture #4

EE141

9

EE141 EECS141 17 Lecture #4

EE141 EECS141 18 Lecture #4

•  Dimensionless layout entities •  Only topology is important

EE141

10

EE141 EECS141 19 Lecture #4

EE141 EECS141 20 Lecture #4

The image cannot be displayed. Your computer may not have enough memory to open the image, or the image may have been corrupted. Restart your computer, and then open the file again. If the red x still appears, you may have to delete the image and then insert it again.

Polysilicon In Out

V DD

GND

PMOS 2λ

Metal 1

NMOS

Contacts

N Well

EE141

11

EE141 EECS141 21 Lecture #4

Connect in Metal

Share power and ground

Abut cells

EE141 EECS141 22 Lecture #4

EE141

12

EE141 EECS141 23 Lecture #4

|VGS|

An MOS Transistor

|VGS| ≥ |VT|

S D

Ron

A Switch!

S D

G

EE141 EECS141 24 Lecture #4

|VGS|

S D

G

|VGS| < |VT| |VGS| > |VT|

Ron

S D S D

EE141

13

EE141 EECS141 25 Lecture #4

|VGS|

S D

G

|VGS| < |VT| |VGS| > |VT|

Ron

S D

Roff

S D

EE141 EECS141 26 Lecture #4

VGS > 0

S D

G

VGS < 0

S D

G

NMOS Transistor PMOS Transistor

Y=Z IF X=1 Y=Z IF X=0

Y Z

Ron X

Y Z

Ron X

EE141

14

EE141 EECS141 27 Lecture #4

EE141 EECS141 28 Lecture #4

V in V out

C L

V DD

EE141

15

EE141 EECS141 29 Lecture #4

VOL = 0 VOH = VDD

VM = f(Rn, Rp)

V DD V DD

V in = V DD V in = 0

V out V out

R n

R p

EE141 EECS141 30 Lecture #4

EE141

16

EE141 EECS141 31 Lecture #4

 VOH =  VOL =  VIL =  VIH =  NMH =  NML =  VM =

EE141 EECS141 32 Lecture #4

 VOH = VDD = 2.5V  VOL = 0V  VM = 1.2V  VIL = 1.05V  VIH = 1.45V  NMH =1.05V  NML = 1.05V

EE141

17

EE141 EECS141 33 Lecture #4

t pHL = f(RonCL) = 0.69 R n C L

(a) Low-to-high (b) High-to-low

EE141 EECS141 34 Lecture #4

  Full rail-to-rail swing   Symmetrical VTC   Propagation delay function of load

capacitance and resistance of transistors   No static power dissipation   Direct path current during switching

EE141

18

EE141 EECS141 35 Lecture #4

EE141 EECS141 36 Lecture #4

EE141

19

EE141 EECS141 37 Lecture #4

EE141 EECS141 38 Lecture #4

0 → ?

CL

VDD

0 → VDD

S

D

VGS

EE141

20

EE141 EECS141 39 Lecture #4

VDD

0 → ?

CL

0 → ?

CL

VDD

VDD S

D S

D

VGS

VDD → ?

CL VDD

VDD → ?

CL

S

S D

D

VGS

VGS

VGS

EE141 EECS141 40 Lecture #4

CL

In Out

  For some given CL:   How many stages are needed to minimize delay?   How to size the inverters?

  Anyone want to guess the solution?

EE141

21

EE141 EECS141 41 Lecture #4

 Get fastest delay if build one very big inverter   So big that delay is set only by self-loading

 Likely not the problem you’re interested in   Someone has to drive this inverter…

EE141 EECS141 42 Lecture #4

 Need to have a set of constraints

 Constraints key to:  Making the result useful  Making the problem have a ‘clean’ solution

 For sizing problem:  Need to constrain size of first inverter

EE141

22

EE141 EECS141 43 Lecture #4

  You are given:   A fixed number of inverters   The size of the first inverter   The size of the load that needs to be driven

  Your goal:   Minimize the delay of the inverter chain

  Need model for inverter delay vs. size

EE141 EECS141 44 Lecture #4

tpHL = (ln 2) RNCL tpLH = (ln 2) RpCL Delay:

2W

W

  Assume we want equal rise/fall delays tpHL = tpLH   Need approximately equal resistances, RN = RP

  PMOS approximately 2 times larger resistance for same size;

  Must make PMOS 2 times wider, WP = 2WN = 2W   tp = (ln 2) (Rinv/W) CL with Rinv resistance of

minimum size NMOS

Loading on the previous stage: Cin = WCginv = W(3CG)

CP = 2WCg

CN = WCg

EE141

23

EE141 EECS141 45 Lecture #4

Cint CL

Replace ln(2) with k (a constant): Delay = kR(Cint + CL)

Delay = k(Rmin/W)(WCdinv + CL)

2W

W

R = Rinv/W Cint = W(3Cd) = WCdinv

EE141 EECS141 46 Lecture #4

Load

Delay

Delay = kR Cin(Cint/Cin+ CL /Cin) = kRminCginv[Cdinv/Cginv + CL/(WCginv)] = Delay (Internal) + Delay (Load) Cdinv/Cginv = γ = Constant independent of size

Cint CL

Cin 2W

W

EE141

24

EE141 EECS141 47 Lecture #4

Cint = γ Cin (γ ≈ 1 for CMOS inverter) f = CL/Cin – electrical fanout tinv = kRminCginv

tinv is independent of sizing of the gate!!!