2. fet biasing(1)
TRANSCRIPT
![Page 1: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/1.jpg)
Week 7 Chapter 3FET Small Signal Analysis
![Page 2: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/2.jpg)
√Able to discuss and analyze the ac analysis for various MOSFET configuration using the FET ac
equivalent circuit
√Able to relate the dc analysis and ac analysis for FET and MOSFET configuration or
network system
Objective
![Page 3: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/3.jpg)
FETs provide
• excellent voltage gain
• high input impedance
• low-power consumption
• good frequency range
• small in size and weight
Introduction
![Page 4: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/4.jpg)
Transconductance
The relationship of VGS (input) to ID (output) is called transconductance.
The transconductance is denoted gm. Unit is siemens (S)
GS
Dm
V
Ig
Introduction
![Page 5: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/5.jpg)
Graphical determination of gm
Introduction
![Page 6: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/6.jpg)
GS
Dm
VΔ
Ig
P
GS
P
DSSm
V
V1
V
2Ig
P
DSSm0
V
2Ig
P
GSm0m
V
V1gg
DSS
D
P
GS
I
I
V
V1
DSS
Dm0
P
GSm0m
I
Ig)
V
V(1gg
Using differential calculus
Maximum gm at VGS =0V:
Effect of ID on gm for
Mathematical Definition of gm
Introduction
![Page 7: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/7.jpg)
Zi
osd
Y
1rZo
constantVI
Vr
GSD
DSd
FET Impedance
Input Impedance Zi:
Output Impedance Zo:
Yos: admittance equivalent circuit parameter listed on FET specification sheets.
Introduction
![Page 8: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/8.jpg)
Yos: admittance equivalent circuit parameter listed on FET specification sheet.
![Page 9: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/9.jpg)
FET AC Equivalent Circuit
Introduction
![Page 10: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/10.jpg)
Introduction
To do the AC analysis, remember these 4 STEPs:
1) Set all the DC sources to zero and replace them by a short circuit equivalent.2) Replace all capacitors by a short circuit equivalent3) Remove all elements bypassed by the short circuit equivalents as introduced by Step 1 and Step 24) Redraw the network in a more convenient and logical form.
![Page 11: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/11.jpg)
JFET Common-Source (CS) Fixed-Bias
The input is on the gate and the output is on the drain.
JFET CS Fixed-Bias
![Page 12: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/12.jpg)
JFET Common-Source (CS) Fixed-Bias
JFET CS Fixed-Bias
![Page 13: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/13.jpg)
AC Equivalent Circuit
JFET CS Fixed-Bias
![Page 14: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/14.jpg)
Impedances
GRZi dD r||RZoDd
D 10RrRZo
JFET CS Fixed-Bias
![Page 15: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/15.jpg)
)R||(rgVi
VoAv Ddm
Dd Dm 10RrRg
Vi
VoAv
Voltage Gain
JFET CS Fixed-Bias
![Page 16: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/16.jpg)
A CS amplifier configuration has a 180-degree phase shift between input and output.
Phase Relationship
JFET CS Fixed-Bias
![Page 17: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/17.jpg)
Fixed-bias configuration has an operating point defined by VGSQ = -2V and IDQ = 5.625 mA, with IDSS = 10mA and VP = -8V. The value of yos is provided as 40 µS. Determine:
a) gm
b) Zi
c) Zo
d) AV
e) AV ignoring the effects of rd
JFET Fixed-Bias
Example:
![Page 18: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/18.jpg)
JFET Fixed-Bias
Solution:
![Page 19: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/19.jpg)
JFET CS Self-Bias
Bypass capacitor
![Page 20: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/20.jpg)
JFET CS Self-Bias
![Page 21: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/21.jpg)
JFET CS Self-Bias
![Page 22: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/22.jpg)
JFET CS Self-Bias
Input Impedance:
Output Impedance:
GRZi
Dd R||rZo DdD 10RrRZo
![Page 23: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/23.jpg)
JFET CS Self-Bias
)R||(rgAv Ddm
Dd Dm 10RrRgAv
Voltage Gain
A CS amplifier configuration has a 180-degree phase shift between input and output.
![Page 24: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/24.jpg)
If Cs is removed, it affects the gain of the circuit.
JFET CS Self-Bias Unbypassed C
![Page 25: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/25.jpg)
AC Equivalent Circuit
JFET CS Self-Bias Unbypassed C
![Page 26: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/26.jpg)
Input Impedance:
Output Impedance:
JFET CS Self-Bias Unbypassed C
![Page 27: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/27.jpg)
JFET CS Self-Bias Unbypassed C
![Page 28: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/28.jpg)
JFET CS Self-Bias Unbypassed C
![Page 29: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/29.jpg)
JFET CS Self-Bias Unbypassed C
Voltage Gain
![Page 30: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/30.jpg)
Example
![Page 31: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/31.jpg)
Solution
![Page 32: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/32.jpg)
Solution
![Page 33: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/33.jpg)
JFET CS Voltage Divider
![Page 34: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/34.jpg)
JFET CS Voltage Divider
AC Equivalent Circuit
![Page 35: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/35.jpg)
Input Impedance: 21 R||RZi
Dd R||rZo
DdD 10RrRZo
Output Impedance:
JFET CS Voltage Divider
Impedance
![Page 36: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/36.jpg)
)R||(rgAv Ddm
Dd Dm 10RrRgAv
JFET CS Voltage Divider
Voltage Gain
![Page 37: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/37.jpg)
JFET CS Voltage Divider
EXAMPLE:
If Vi =20mV,determine:
(i) Zi
(ii)Zo
(iii)Vo
with CS and without CS.
![Page 38: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/38.jpg)
1. D-MOSFETs have similar AC equivalent models.
2. D-MOSFETs has the same equation for gm as like JFET.
3. The only difference is that VGS can be positive for n-channel devices and negative for p-channel devices.
4. This means that gm can be greater than gm0.
Depletion-Type MOSFETs
![Page 39: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/39.jpg)
Depletion-type MOSFET in Depletion Mode
Depletion mode The characteristics are similar to the JFET.When VGS = 0V, ID = IDSS
When VGS < 0V, ID < IDSS
The formula used to plot the Transfer Curve still applies:
Depletion mode The characteristics are similar to the JFET.When VGS = 0V, ID = IDSS
When VGS < 0V, ID < IDSS
The formula used to plot the Transfer Curve still applies:
2
P
GSDSSD )
V
V(1II
![Page 40: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/40.jpg)
D-MOSFET AC Equivalent Model
![Page 41: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/41.jpg)
D-MOSFET AC Equivalent Model
Example: Given VGSQ =0.35V and IDQ = 7.6mA, analyze the network given and calculate:
a. gm
b. rd
c. Zi
d. Zo
e. Av
![Page 42: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/42.jpg)
D-MOSFET AC Equivalent Model
mS43
2(6m)
V
2Ig
P
DSSm0
Solution:
mS47.43-
35.01mS4
V
V1gg
P
GSm0m
kohm10010uS
1
Y
1r
osd
Mohm17.9M110//M10R//RZ 21i
kohm77.1k8.1//k100R//rZ Ddo
05.8RgA
thereforeR10r since
DmV
Dd
![Page 43: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/43.jpg)
Enhancement-Type MOSFETs
There are two types of E-MOSFETs:
nMOS or n-channel MOSFETspMOS or p-channel MOSFETs
![Page 44: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/44.jpg)
E-MOSFET AC Equivalent Model
gm and rd can be found in the specification sheet for the FET.
Forward transfer admittance
![Page 45: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/45.jpg)
E-MOSFET CS Drain-Feedback Configuration
![Page 46: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/46.jpg)
AC Equivalent Circuit
![Page 47: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/47.jpg)
Impedances
Input Impedance:
)R||(rg1
R||rRZi
Ddm
DdF
DdDdFDm
F
10Rr,R||rR Rg1
RZi
DdF R||r||RZo
DdDdF D 10Rr,R||rRRZo
Output Impedance:
![Page 48: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/48.jpg)
Voltage Gain
)R||r||(RgAv DdFm
DdDdF Dm 10Rr,R||rRRgAv
![Page 49: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/49.jpg)
Phase Relationship
This is a CS amplifier configuration therefore it has 180-degree phase shift between input and output.
![Page 50: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/50.jpg)
E-MOSFET CS Voltage-Divider Configuration
![Page 51: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/51.jpg)
AC Equivalent Circuit
E-MOSFET CS Voltage-Divider Configuration
![Page 52: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/52.jpg)
Impedances
Input Impedance:
Output Impedance:
21 R||RZi
Dd R||rZo
Dd D 10RrRZo
E-MOSFET CS Voltage-Divider Configuration
![Page 53: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/53.jpg)
Voltage Gain
)R||(rgAv Ddm
Dd Dm 10RrRgAv
E-MOSFET CS Voltage-Divider Configuration
![Page 54: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/54.jpg)
Summary Table
![Page 55: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/55.jpg)
Summary Table
![Page 56: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/56.jpg)
Example: Design the fixed bias network shown in the figure with AC gain equals to 10.
a. Determine value of RD
Design FET Amplifier Networks
![Page 57: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/57.jpg)
mS54
2(10m)
V
2Ig
P
DSSm0
Solution:
mS53-
01mS5
V
V1gg
P
GSm0m
kohm5020uS
1
Y
1r
osd
kohm08.2Rtherefore
k2Rk50/)R(k50
k2Rr/Rr
kohm2R//r Z
D
DD
DdDd
Ddo
kohm2mS5/10)R//r(
10)R//r(gA
Dd
DdmV
Design FET Amplifier Networks
![Page 58: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/58.jpg)
Effect of RL and Rsig
1. Effect of source resistance and load resistance on the AC gain
2. Analysis using AC model or two port equations.
3. The two-port equations for FET are exactly same as BJT because quantities of interest are at the input and output terminals (not the components).
4. The loaded gain is always less than the no-load gain.
5. AVNL > AV
![Page 59: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/59.jpg)
Effect of RL and Rsig
TWO-PORT SYSTEM
VNLOL
LV A
R R
RA
AVNL is no load voltage gain
![Page 60: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/60.jpg)
Effect of RL and Rsig
Rsig RL
)R//R//r(gV
VA LDdm
i
OV
![Page 61: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/61.jpg)
Effect of RL and Rsig
Using two-port approach:
)R//R//r(g
)R//r(g)R//r( R
R
)R//r(gR R
RA
therefore
R//r Rbut
)R//r(gR R
RA
R R
RA
systemport -for twoagain Overall
LDdm
DdmDdL
L
DdmOL
LV
DdO
DdmOL
LVNL
OL
LV
![Page 62: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/62.jpg)
Cascade Configuration
V2V1V AAA Voltage gain,
![Page 63: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/63.jpg)
Cascade Configuration
D2o
g1i
RZ
RZ
Impedances
![Page 64: 2. FET Biasing(1)](https://reader033.vdocuments.us/reader033/viewer/2022061314/553e10a54a795935318b486d/html5/thumbnails/64.jpg)
Practical Applications
• Three-Channel Audio Mixer
• Silent Switching
• Phase Shift Networks
• Motion Detection System