1 8-bit x 8-bit sram and 3 x 8 decoder irina vazir, prabhjot balaggan and sumandeep kaur advisor:...
TRANSCRIPT
![Page 1: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/1.jpg)
1
8-bit X 8-bit SRAM and 3 X 8 Decoder
Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur
Advisor: Dr. David Parent
December 06, 2004
![Page 2: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/2.jpg)
2
Agenda• Abstract• Introduction• Project Details• Results• Cost Analysis• Conclusions
![Page 3: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/3.jpg)
3
Abstract
• We designed an 8-bit X 8-bit SRAM and a 3 X 8 decoder that operated at 200 MHz and uses 5.425 mW of Power and occupied an area of 462 m x 532 m.
![Page 4: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/4.jpg)
4
Introduction• SRAM: Memory circuit that permits writing and
reading, stored data can be retained indefinitely without any periodic refresh.
• 1-bit data storage cell: Full CMOS SRAM cell configuration.
• Equation used for wn and wp of the cell:
(W/L)3/ (W/L) 1 < 2(VDD – 1.5VT,n)1.5VT,n
(VDD – 2VT,n)2
![Page 5: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/5.jpg)
5
1-bit cell of the SRAM
![Page 6: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/6.jpg)
6
Project Details
• 8-bit X 8-bit SRAM that operates at 5ns.
• The project was divided into subsystems namely the SRAM cell, precharge circuit, sense amplifiers, write circuit, mux-based DFF’s and the decoder.
• Output of the decoder specifies address for the SRAM cells, where the data needs to be written or read from.
![Page 7: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/7.jpg)
7
SRAM Schematic #1
![Page 8: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/8.jpg)
8
SRAM Schematic #2
![Page 9: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/9.jpg)
9
SRAM Layout
![Page 10: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/10.jpg)
10
SRAM Test bench
![Page 11: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/11.jpg)
11
SRAM Verification
![Page 12: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/12.jpg)
12
SRAM simulation: Post Extracted
![Page 13: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/13.jpg)
13
SRAM Simulations
![Page 14: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/14.jpg)
14
Decoder Schematic
![Page 15: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/15.jpg)
15
Longest Path Calculations for the Decoder
Logic Level
Gate Cg to Drive
#CDNs #CDPs #LNs #LPs WN (H.C)
WP (H.C)
WN (S)
WP (S)
WN (L)
WP (L)
Cg of gate
1 Inv_Out 1 1 1 1 2.7 4.5 2.7 4.5 4.95 7.05 80 2 NAND 12.3 5 3 3 1 4.05 3.45 4.5 3.9 7.05 4.95 3 Inv_In 50.9 1 1 1 1 3.3 5.85 3.3 5.85 4.85 7.05
nsns
PHL 33.3
1 Note: All widths are in microns
and capacitances in fF
![Page 16: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/16.jpg)
16
Decoder Layout
![Page 17: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/17.jpg)
17
Decoder Verification
![Page 18: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/18.jpg)
18
Decoder Simulation: Post Extracted
![Page 19: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/19.jpg)
19
Cost Analysis
Task Number of days
• Verifying Logic: 4 days
• Verifying Timing: 7 days
• Layout: 8 days
• Post Extracted Timing: 1 day
![Page 20: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/20.jpg)
20
Lessons Learned
• Start early.
• Test at every phase.
• No IT support on weekends.
• Planning is very important.
![Page 21: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/21.jpg)
21
Summary
• We designed an 8-bit X 8-bit SRAM and a 3 X 8 decoder that operated at 200 MHz and uses 5.425 mW of Power and occupied an area of 462 m x 532 m.
• Future designs can definitely minimize area.
![Page 22: 1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004](https://reader036.vdocuments.us/reader036/viewer/2022081520/56649d0c5503460f949e0127/html5/thumbnails/22.jpg)
22
Acknowledgements
• Thanks to our family members for putting up with us.
• Thanks to Cadence Design Systems for the VLSI lab.
• Thanks to Synopsys for Software donation.
• Thanks to Professor Parent for his guidance
throughout the project.