1. 2 3 4 5 6 7 8 9 10 8.4 register map table 8-7 on page 413 lists the gpio registers. each gpio...
TRANSCRIPT
![Page 1: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/1.jpg)
1
![Page 2: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/2.jpg)
2
![Page 3: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/3.jpg)
3
![Page 4: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/4.jpg)
4
![Page 5: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/5.jpg)
RegisterBank
ALUInst
ruct
ion
Fetc
h un
itM e m o r y I n t e r f a c e
Dec
oder
Trac
e In
terfac
e
Inte
rrup
t Con
trol
ler
(NVIC
)
P r o c e s s o r C o r e S y s t e m
DebugSystem
MemoryProtectionSystem
B u s I n t e r c o n n e c t DebugInterface
CodeMeomory
Memory Systemand Perpherals
PrivatePerpherals
C o r t e x - M 3
I n s t r u c t i o n B u s D a t a B u s
Trace
Debug
Interrupts
Optional
5
![Page 6: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/6.jpg)
6
![Page 7: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/7.jpg)
7
![Page 8: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/8.jpg)
8
![Page 9: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/9.jpg)
9
![Page 10: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/10.jpg)
10
8.4 Register MapTable 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures.
The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts.
The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.
The offset listed is a hexadecimal increment to the register’s address, relative to that GPIO port’s base address
![Page 11: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/11.jpg)
Port Base address(APB) Base address (AHB)
![Page 12: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/12.jpg)
12
![Page 13: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/13.jpg)
13
![Page 14: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/14.jpg)
14
![Page 15: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/15.jpg)
15
![Page 16: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/16.jpg)
16
![Page 17: 1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures](https://reader035.vdocuments.us/reader035/viewer/2022062322/5697bff11a28abf838cbb298/html5/thumbnails/17.jpg)
17
Attention: The Demo Projects are in c:\arm\StellarisWare for C1\codes\ExperimentMoreover , you can find the datasheet in C:\arm\datasheet.rar. But your projects can not be saved in disk C:,which is cleared when the computer is restarted every time. So please save your files in e:\yourname.If you want to bring your work back to home, copy your files in your U disk.
Please visit http://www.keil.com/uvisionNew File FTP : Keil uv4.pdr Keil free version: eelab.sjtu.edu.cn\es\Developing Kit.rar