written by: kris tiri and ingrid verbauwhede presented by: william whitehouse
TRANSCRIPT
![Page 1: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/1.jpg)
Written By: Kris Tiri and Ingrid VerbauwhedePresented By: William Whitehouse
![Page 2: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/2.jpg)
Purpose Wave Dynamic Differential Logic Differential Pair Routing Proposed Design Flow Experimental Results Comments
![Page 3: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/3.jpg)
Small integrated circuits are vulnerable to side-channel attacks (SCA). The authors present a digital VLSI design flow to create secure power-analysis-attack-resistant ICs. The proposed design flow uses a technique to balance the power consumption of the logic gates. It is independent of the cryptographic algorithm or arithmetic implemented.
![Page 4: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/4.jpg)
Wave Dynamic Differential Logic (WDDL) was chosen for its constant power consumption
WDDL Library contains 37 of 53 basic logic functions
WDDL AND-OR-INVERT example
![Page 5: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/5.jpg)
Demonstration of the output voltage for a WDDL gate:
![Page 6: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/6.jpg)
Load capacitances of differential outputs must be matched to achieve constant power consumption
Load capacitance is made of:◦ Intrinsic output capacitance◦ Interconnect capacitance◦ Intrinsic input capacitance
With the shrinking of the channel length of the transistors the interconnect capacitance becomes the dominant capacitance
![Page 7: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/7.jpg)
The WDDL true and false output interconnects are routed in parallel such that they are:◦ on adjacent tracks of the routing grid◦ on the same layers◦ the same length
Interconnect must have the same parasitic effects (resistance and capacitance)
Interconnects must be routed to control crosstalk
![Page 8: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/8.jpg)
To add the differential pair routing to the secure design flow the authors split the routing into two steps:◦ Fat Wire Routing◦ Interconnect Decomposition
![Page 9: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/9.jpg)
This figure illustrates the interconnect decomposition:
![Page 10: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/10.jpg)
Variation of the input capacitance of true/false WDDL gates is within 10%
Variation between true/false interconnect capacitance of differential pair routing is within 20%
Variation between true/false interconnect capacitance of regular routing of true/false gates is 50%
![Page 11: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/11.jpg)
The following is the authors’ proposed secure digital design flow:
![Page 12: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/12.jpg)
New stages include Cell Substitution and Interconnect Decomposition:
![Page 13: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/13.jpg)
Subset of DES algorithm
Secure Reference
Size (um2) 12880 3782
Mean Energy Consumption (pJ)
27.1 4.6
Normalized Energy Deviation
6.6% 60%
Normalized Standard Deviation
0.9% 12%
![Page 14: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/14.jpg)
A differential power analysis (DPA) attack was performed on the two designs.
![Page 15: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/15.jpg)
Secure and Insecure AES Core were design and fabricated on the same die:
![Page 16: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/16.jpg)
![Page 17: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/17.jpg)
![Page 18: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/18.jpg)
Good case for use of differential gates Designs SCA resistant ICs Easy to add into digital design flow and not
much overhead Independent of cryptographic algorithm Larger area and power consumption Much Lower throughput
![Page 19: Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse](https://reader038.vdocuments.us/reader038/viewer/2022103006/56649e7e5503460f94b81e9e/html5/thumbnails/19.jpg)
Only use WDDL gates and differential pair routing on some blocks of the design
The WDDL library only has 70% of basic logic functions in a standard cell library