william stallings computer organization and architecture 8 th edition
DESCRIPTION
William Stallings Computer Organization and Architecture 8 th Edition. Chapter 15 Control Unit Operation Mohamed Elshaer Ayoub Abdalla Rolando Solis. Micro-Operations. A computer executes a program Fetch/execute cycle Each cycle has a number of steps Called micro-operations - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/1.jpg)
William Stallings Computer Organization and Architecture8th EditionChapter 15Control Unit Operation• Mohamed Elshaer•Ayoub Abdalla•Rolando Solis
1
![Page 2: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/2.jpg)
Micro-Operations
• A computer executes a program• Fetch/execute cycle• Each cycle has a number of steps• Called micro-operations• Each step does very little• Atomic operation of CPU
2
![Page 3: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/3.jpg)
Constituent Elements of Program Execution
3
![Page 4: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/4.jpg)
Fetch - 4 Registers
Memory Address Register (MAR) Connected to address busSpecifies address for read or write op
Memory Buffer Register (MBR) Connected to data busHolds data to write or last data read
Program Counter (PC) Holds address of next instruction to be
fetched
Instruction Register (IR) Holds last instruction fetched
4
![Page 5: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/5.jpg)
Fetch Sequence
Address of next instruction is in PC Address (MAR) is placed on address bus Control unit issues READ command Result (data from memory) appears on
data bus Data from data bus copied into MBR PC incremented by 1 (in parallel with
data fetch from memory) Data (instruction) moved from MBR to IR MBR is now free for further data fetches
5
![Page 6: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/6.jpg)
Fetch Sequence (symbolic)
t1: mov PC , MAR t2: mov memory(RAM) , MBR Incr PC t3: mov MBR , IR or t1: mov PC , MAR t2: mov memory(RAM) , MBR t3: Incr PC mov MBR , IR
6
![Page 7: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/7.jpg)
Rules for Clock Cycle Grouping
• Proper sequence must be followed– Mov PC , MAR must precede – mov memory(RAM) , MBR
• Conflicts must be avoided– Must not read & write same register at
same time– mov memory(RAM) , MBR & mov MBR ,
IR must not be in same cycle
• Also: (Incr PC) involves addition– Use ALU– May need additional micro-operations
7
![Page 8: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/8.jpg)
Indirect Cycle
• MAR <- (IRaddress) - address field of IR
• MBR <- (memory)
• IRaddress <- (MBRaddress)
• MBR contains an address• IR is now in same state as if direct
addressing had been used
8
![Page 9: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/9.jpg)
Interrupt Cycle
• t1: MBR <-(PC)• t2: MAR <- save-address• PC <- routine-address• t3: memory <- (MBR)
• This is a minimum– May be additional micro-ops to get
addresses
9
![Page 10: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/10.jpg)
Execute Cycle add instruction (ADD)• Different for each instruction• e.g. ADD R1,X - add the contents of
location X to Register 1 , result in R1
• t1: MAR <- (IRaddress)
• t2: MBR <- (memory)• t3: R1 <- R1 + (MBR)• Note no overlap of micro-operations
10
![Page 11: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/11.jpg)
Execute Cycle increment and skip zero(ISZ)• ISZ X - increment and skip if zero
– t1: MAR <- (IRaddress)
– t2: MBR <- (memory)– t3: MBR <- (MBR) + 1– t4: memory <- (MBR)– if (MBR) == 0 then PC <-
(PC) + 1
• Notes:– “ If ” is a single micro-operation– Micro-operations done during t4
11
![Page 12: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/12.jpg)
Execute Cycle (BSA)
• BSA X - Branch and save address– Address of instruction following BSA is
saved in X– Execution continues from X+1
– t1: MAR <- (IRaddress)
– MBR <- (PC)
– t2: PC <- (IRaddress)
– memory <- (MBR)– t3: PC <- (PC) + 1
12
![Page 13: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/13.jpg)
Instruction Cycle
• Each phase decomposed into sequence of elementary micro-operations
• E.g. fetch, indirect, and interrupt cycles• Execute cycle
– One sequence of micro-operations for each opcode
• Need to tie sequences together• Assume new 2-bit register
– Instruction cycle code (ICC) designates which part of cycle processor is in
• 00: Fetch• 01: Indirect• 10: Execute• 11: Interrupt
13
![Page 14: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/14.jpg)
Flowchart for Instruction Cycle
14
![Page 15: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/15.jpg)
Functional Requirements
• Define basic elements of processor• Describe micro-operations processor
performs• Determine functions control unit
must perform
15
![Page 16: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/16.jpg)
Basic Elements of Processor
• ALU• Registers• Internal data pahs• External data paths• Control Unit
16
![Page 17: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/17.jpg)
Types of Micro-operation
• Transfer data between registers• Transfer data from register to
external• Transfer data from external to
register• Perform arithmetic or logical ops
17
![Page 18: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/18.jpg)
Functions of Control Unit
• Sequencing– Causing the CPU to step through a series
of micro-operations
• Execution– Causing the performance of each micro-
op
• This is done using Control Signals
18
![Page 19: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/19.jpg)
Control Signals
• Clock– One micro-instruction (or set of parallel
micro-instructions) per clock cycle• Instruction register
– Op-code for current instruction– Determines which micro-instructions are
performed• Flags
– State of CPU– Results of previous operations
• From control bus– Interrupts– Acknowledgements
19
![Page 20: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/20.jpg)
Model of Control Unit
20
![Page 21: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/21.jpg)
Control Signals - output
• Within CPU– Cause data movement– Activate specific functions
• Via control bus– To memory– To I/O modules
21
![Page 22: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/22.jpg)
Example Control Signal Sequence - Fetch
• MAR <- (PC)– Control unit activates signal to open
gates between PC and MAR
• MBR <- (memory)– Open gates between MAR and address
bus– Memory read control signal– Open gates between data bus and MBR
22
![Page 23: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/23.jpg)
Data Paths and Control Signals
23
![Page 24: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/24.jpg)
Internal Organization
• Usually a single internal bus• Gates control movement of data onto
and off the bus• Control signals control data transfer
to and from external systems bus• Temporary registers needed for
proper operation of ALU
24
![Page 25: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/25.jpg)
CPU withInternalBus
25
![Page 26: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/26.jpg)
Intel 8085 CPU Block Diagram
26
![Page 27: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/27.jpg)
Intel 8085 Pin Configuration
27
![Page 28: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/28.jpg)
Intel 8085 OUT InstructionTiming Diagram
28
![Page 29: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/29.jpg)
Hardwired Implementation (1)
• Control unit inputs• Flags and control bus
– Each bit means something
• Instruction register– Op-code causes different control signals
for each different instruction– Unique logic for each op-code– Decoder takes encoded input and
produces single output– n binary inputs and 2n outputs
29
![Page 30: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/30.jpg)
Hardwired Implementation (2)
• Clock– Repetitive sequence of pulses– Useful for measuring duration of micro-
ops– Must be long enough to allow signal
propagation– Different control signals at different times
within instruction cycle– Need a counter with different control
signals for t1, t2 etc.
30
![Page 31: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/31.jpg)
Control Unit with Decoded Inputs
31
![Page 32: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/32.jpg)
Problems With Hard Wired Designs• Complex sequencing & micro-
operation logic• Difficult to design and test• Inflexible design• Difficult to add new instructions
32
![Page 33: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/33.jpg)
General Questions
1. Explain the distinction between the written sequence and the time sequence of an instruction.
2. What is the relationship between the instructions and micro-operations?3. What is the overall function of a processor’s control unit?4. Outline a three-step process that leads to a characterization of the
control unit.5. What basic tasks does the control unit perform?6. Provide a typical list of the inputs and outputs of a control unit .7. List three types of control signals.8. Briefly explain what is meant by hardwired implementation of a control
unit .9. Mention some problems with hardwired implementation.10. List three types of micro-operations.
33
![Page 34: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/34.jpg)
Required Reading
• Stallings chapter 15Recommended readings
FARH04 Farhat, H. Digital design and computer organization. Boca Raton FL:CRC Press 2004
MANO04 Mano, M. Logic and computer design fundamentals. Upper saddle River , NJ: Prentice Hall 2004
34
![Page 35: William Stallings Computer Organization and Architecture 8 th Edition](https://reader036.vdocuments.us/reader036/viewer/2022062723/56813ce7550346895da69071/html5/thumbnails/35.jpg)
References
• http://www.pcguide.com/ref/cpu/arch/int/compControl-c.html
• http://courses.cs.vt.edu/csonline/MachineArchitecture/Lessons/CPU/Lesson.html
• http://en.wikipedia.org/wiki/Control_unit
• http://williamstallings.com/studentsupport.html
35