vlsi design ppt
TRANSCRIPT
![Page 1: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/1.jpg)
1
Concepts in VLSI Design
Presented by Arun Garg 2510096
UIET KUK
![Page 2: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/2.jpg)
2
VLSI
Very-large-scale integration (VLSI) is the process of creating integrated circuits by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device.
![Page 3: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/3.jpg)
3
MOS TRANSISTOR
Mos transistor is the basic semiconductor device used in vlsi designs.
N CHANNEL MOSFET-
P CHANNEL MOSFET-
![Page 4: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/4.jpg)
4
VGS VT
RonS D
A Switch!
|VGS|
An MOS Transistor
What is a transistor (Digital Definition)
![Page 5: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/5.jpg)
5
Transistor symbols and switch-level models
![Page 6: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/6.jpg)
6
CMOS INVERTER
OutIn
VDD
PMOS
NMOS
VDD VDD
VIn= 1 VIn =0
=10
VoutVout
Rn
Rp
![Page 7: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/7.jpg)
7
SERIES AND PARALLEL
![Page 8: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/8.jpg)
8
PULL UP AND PULL DOWN NETWORK
![Page 9: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/9.jpg)
9
OUTPUT STATE OF CMOS LOGIC
![Page 10: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/10.jpg)
10
NAND GATE
OUT=A.B
![Page 11: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/11.jpg)
11
NOR GATE
![Page 12: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/12.jpg)
12
COMPOUND GATES
![Page 13: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/13.jpg)
13
Complex CMOS Gate
OUT = D + A • (B + C)
D
A
B C
D
A
B
C
![Page 14: VLSI DESIGN PPT](https://reader036.vdocuments.us/reader036/viewer/2022082501/5451a8c8b1af9f7a248b498a/html5/thumbnails/14.jpg)
14
Summary
It was a big talk At last it finished Now I Want to enjoy Sunday