viterbi decoder: presentation #2 omar ahmad prateek goenka saim qidwai lingyan sun m1 overall...
Post on 20-Dec-2015
225 views
TRANSCRIPT
![Page 1: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/1.jpg)
Viterbi Decoder: Presentation #2
Omar Ahmad
Prateek Goenka
Saim Qidwai
Lingyan Sun
M1
Overall Project Objective:
Design of a high speed Viterbi Decoder
Stage 2: 26 Jan. 2004
Architecture Proposal
Design Manager: Yaping Zhan
![Page 2: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/2.jpg)
Status Design Proposal (finalized) Architecture Proposal (done)
Final Algorithm Description Mapping of Algorithm into hardware High level simulation/emulation in Matlab Behavioral Verilog simulation and test bench
To be done: Floor Plan Gate Level Design Component Layout Chip Layout Spice Simulation of Entire Chip
18-525, Integrated Circuits Design Project
![Page 3: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/3.jpg)
Viterbi Algorithm Description
Branch Calculation Unit
Add Compare Select Unit
Maximum Likelihood Path Search
Trace FIFO Trace Back Control Unit
Overview of Algorithm
18-525, Integrated Circuits Design Project
Aim: Retrieve data from the disk Algorithm based upon maximum likelihood detection
01000111, 01001111Viterbi
Decoder01100101, 00001111
BAD GOOD
![Page 4: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/4.jpg)
Viterbi Algorithm DescriptionPseudo-Code
Step 1: Send it to the Branch and Compare Unit (BCU)• Subtract it with 16 constants C = [0 -1 -1 -2 1 0 0 -1 1 0 0 -1 2 1 1 0]• Square each result
Step 2: Send the results to Add Compare Select Unit (ACU)• Select minimum of 2 results, add using feedback loop and send to ML• Store position of minimum selected and send to trace back
Step 3: Maximum Likelihood Path Search (ML)• Find minimum value of all inputs• Find and store position
•Step 4: Trace Back•Go back along the path to find the correct input sequence
For each digit in the input sequence do:
18-525, Integrated Circuits Design Project
![Page 5: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/5.jpg)
D
D
…
…
D
D
D
D
D D D D
…
…
………..…
C0 C1 C2 C3 Cn-1 Cn
………..
Control Logic
Input
Output
BCU
ACS
ML Search
FIFO & trace back
Input_valid
Clock
Vdd
Gnd
Output_valid
Reset
Viterbi Algorithm DescriptionFlow-chart
![Page 6: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/6.jpg)
Branch and Compare Unit (BCU) Add Compare Select Unit (ACS)
18-525, Integrated Circuits Design Project
C0 C1 C2 C3
BCU
C0 C1 C2 C3 C0 C1 C2 C3 C0 C1 C2 C3
Input
ACS
![Page 7: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/7.jpg)
Maximum Likelihood Path Search (ML)
18-525, Integrated Circuits Design Project
ML Search
![Page 8: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/8.jpg)
Trace Back Unit
18-525, Integrated Circuits Design Project
D D D D D D D D
D D D D D D D D
D D D D D D D D
………………………………………………….
![Page 9: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/9.jpg)
18-525, Integrated Circuits Design Project
Matlab Simulation
![Page 10: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/10.jpg)
18-525, Integrated Circuits Design Project
Matlab Simulation (Test Results)
![Page 11: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/11.jpg)
18-525, Integrated Circuits Design Project
Verilog Simulation
![Page 12: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/12.jpg)
18-525, Integrated Circuits Design Project
Verilog Simulation (Test Result)
Match with Matlab Result
![Page 13: Viterbi Decoder: Presentation #2 Omar Ahmad Prateek Goenka Saim Qidwai Lingyan Sun M1 Overall Project Objective: Design of a high speed Viterbi Decoder](https://reader035.vdocuments.us/reader035/viewer/2022062313/56649d4e5503460f94a2dcec/html5/thumbnails/13.jpg)
Questions?
18-525, Integrated Circuits Design Project