var-mx6customboard revision history...5 5 4 4 3 3 2 2 1 1 d d c c b b a a 03. var-som-mx6 avoid...

9
5 5 4 4 3 3 2 2 1 1 D D C C B B A A PAGE NO. SCHEMATIC PAGE 1 2 3 4 5 6 7 Cover CONTENT VAR-MX6CustomBoard Revision History SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics. Schematics are subject to change without notice. Disclaimer: Initial 8 Bloack Diagram 9 10 Display ,Touch VAR-SOM-MX6 SATA ,PCIe, G.ETH Peripherals DVK Debug Ethernet & Serial DVK Exp. Connectors Power & Mechanics USB Rev 1.02 Rev 1.02A U22- NC, short pin 7,8 U17- NC (Accelerometer) SATA Power Limitation Note Rev 1.1 SD card is powred directly form BASE_PER_3V3 Accelerometer - Removed USB OTG - Connector Changed to Micro USB Rev 1.1A USB hub power distribution pull ups removed RX1, RX2 resistor added on L14 Rev 1.1B Inductor L9 changed to 15uH Rev 1.1C Changed: SOM Pin 52: GPIO3(26) SOM Pin 56: GPIO3(24) Rev 1.1D Changed: SOM Pin 94: GPIO1(4) Rev 1.1E CTS and RTS direction switch UART1, UART3 Rev 1.2 UART1 & UART3 Disable on reset added. Rev 1.3 U27 PN and connection change R8 Pulled down Rev 1.3A R63 Assembled Rev 1.3B R63 removed Q2 changed Rev 1.3B-V2 J25: pins: 40, 68-73 signal & pin rename according to SOM Rev 2.X Rev 1.3C-V2 D3 P/N change Rev 1.3D-V2 J25: Disconnected pin 40 from J17.B16 , signal rename Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project VAR-MX6CUstomBoard 1.3D-V2 01. Cover A3 1 9 Wednesday, December 17, 2014 <Designer> <Approved By> VAR-MX6CustomBoard Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project VAR-MX6CUstomBoard 1.3D-V2 01. Cover A3 1 9 Wednesday, December 17, 2014 <Designer> <Approved By> VAR-MX6CustomBoard Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project VAR-MX6CUstomBoard 1.3D-V2 01. Cover A3 1 9 Wednesday, December 17, 2014 <Designer> <Approved By> VAR-MX6CustomBoard VPC1 PCB

Upload: others

Post on 12-Mar-2020

0 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PAGE NO. SCHEMATIC PAGE

1

2

3

4

5

6

7

Cover

CONTENT

VAR-MX6CustomBoardRevision History

SchematicS are for reference only.Variscite LTD provides no warranty for the use ofthese schematics.Schematics are subject to change without notice.

Disclaimer:

Initial

8

Bloack Diagram

9

10

Display ,Touch

VAR-SOM-MX6

SATA ,PCIe, G.ETH

Peripherals

DVK Debug Ethernet & Serial

DVK Exp. Connectors

Power & Mechanics

USB

Rev 1.02

Rev 1.02A U22- NC, short pin 7,8U17- NC (Accelerometer)SATA Power Limitation Note

Rev 1.1 SD card is powred directly form BASE_PER_3V3

Accelerometer - Removed

USB OTG - Connector Changed to Micro USB

Rev 1.1A USB hub power distribution pull ups removedRX1, RX2 resistor added on L14

Rev 1.1B Inductor L9 changed to 15uH

Rev 1.1CChanged:SOM Pin 52: GPIO3(26)SOM Pin 56: GPIO3(24)

Rev 1.1D Changed:SOM Pin 94: GPIO1(4)

Rev 1.1E CTS and RTS direction switch UART1, UART3

Rev 1.2 UART1 & UART3 Disable on reset added.

Rev 1.3 U27 PN and connection changeR8 Pulled down

Rev 1.3A R63 Assembled

Rev 1.3B R63 removedQ2 changed

Rev 1.3B-V2 J25: pins: 40, 68-73 signal & pin renameaccording to SOM Rev 2.X

Rev 1.3C-V2 D3 P/N change

Rev 1.3D-V2 J25: Disconnected pin 40 from J17.B16 , signal rename

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

01. Cover

A3

1 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

01. Cover

A3

1 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

01. Cover

A3

1 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

VPC1

PCB

Page 2: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

02 - Bloack Diagram

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

02. Bloack Diagram

A3

2 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

02. Bloack Diagram

A3

2 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

02. Bloack Diagram

A3

2 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Page 3: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

03. VAR-SOM-MX6

Avoid cross talk between adjacent diff pair traces.Layout adjacent diff pairs in different layers,while keeping +/-30 mil trace length' variation

Special care should be taken with UART3_RTSsignal, as latched on SOM boot as a part ofBOOT_CFG. See suggested reference designusing U27

Alert! :UART2_TXD, UART2_RXD - signals can be usedonly when Bluetooth interface is not used.

UART2_CTS, UART2_RTS - pins are shared withon SOM Bluetooth interface. Pins cannot be usedwhen using a SOM with WiFi/BT module ssembled.

Alert! :

Alert! :SOM pins 40,42 and 57 are used for boot strapping.Alter pull-up/down only after software is running

Alert! :UART2_TXD, UART2_RXD - signals can be usedonly when Bluetooth interface is not used.

UART2_CTS, UART2_RTS - pins are shared withon SOM Bluetooth interface. Pins cannot be usedwhen using a SOM with WiFi/BT module ssembled.

A delay should be added on RESET# signalto ensure RESET# is released after SOMvoltage rails have stabilized.See reference design using U24.

Alert! :

AUD_GND

OTG_VBUS

BASE_PER_3V3

BASE_PER_3V3

SOM_PER_3V3

AUD_GND

3V3_SOM

3V3_SOM

VCC_5V

UART1_TX 7UART1_RX 7

UART2_RTS 8UART2_CTS8

I2C1_SDA 8

TS_X+ 4TS_X- 4

TS_Y+ 4TS_Y- 4

AUDMUX4_TXD8

CSPI1_SIMO 8

CSPI1_SOMI 8CSPI1_SCLK 8

CLKO2 8

USBH_DP05USBH_DN05

I2C3_SCL4,6,7,8I2C3_SDA4,6,7,8

AUD_IN_L 7AUD_IN_R 7

AUDMUX4_TXFS8

UART3_RX7UART2_TXD8

LVDS0_TX1_N4LVDS0_TX1_P4LVDS0_TX2_N4LVDS0_TX2_P4 LVDS0_TX3_N 4

LVDS0_TX3_P 4

CSI_D3P 8CSI_D3M 8CSI_D2M 8CSI_D2P 8

HDMI_D0M 4HDMI_D0P 4HDMI_D2M 4HDMI_D2P 4

I2C2_SDA4

DSI_D0M 8DSI_D0P 8DSI_D1M 8DSI_D1P 8

PCIE_TXM6PCIE_TXP6

SATA_RXP 6SATA_RXN 6

SPDIF_OUT_PCIE_PCIE_WAKE_B 6,8

AUDMUX4_TXC 8

AUDMUX4_RXD 8

SPDIF_IN_PCIE_DIS_B 6,8

CSPI1_CS0 8

SDMMC2_CLK7

SDMMC2_DAT1 7SDMMC2_DAT07 SDMMC2_DAT2 7

AUDMUX4_RXC_PCIE_RESET_B6,8

CSI_D1M 8CSI_D1P 8

LVDS0_TX0_N 4LVDS0_TX0_P 4

CSI_D0M 8CSI_D0P 8

HDMI_DDCCEC4

HDMI_D1M4HDMI_D1P4

HDMI_CLKM4HDMI_CLKP4

SATA_TXN 6SATA_TXP 6

DSI_CLK0M8DSI_CLK0P8

UART3_TX7

DMIC_DAT7,8DMIC_CLK7,8

SDMMC2_DAT3 7

BOOTSEL0/CPT_INT4,7

PWM2_OUT8GPIO_2_148

GPIO_2_11 8GPIO_1_2 8

CSI0_DATA_EN_USER_BUT7,8

USB_OTG_DP5USB_OTG_DM5

USB_OTG_ID5

I2C2_SCL4

HDMI_HPD4

PWM_BackLightEN 4,8,9

CLK1_N6CLK1_P6

PCIE_RXM6PCIE_RXP6

RESET#7,8,9

CAN1_RX8

GETH_LED16 GETH_LED2 6

GETH_TR0P 6GETH_TR0N 6

GETH_TR1P 6GETH_TR1N 6

GETH_TR2N6GETH_TR2P6

LVDS1_TX1_N4LVDS1_TX1_P4LVDS1_TX2_N4LVDS1_TX2_P4

LVDS0_CLK_N4LVDS0_CLK_P4

LVDS1_TX3_P 4LVDS1_TX3_N 4LVDS1_TX0_N4

LVDS1_TX0_P4

LVDS1_CLK_N4LVDS1_CLK_P4

UART2_RXD 8

AUDMUX4_RXFS_RX485_TX_EN 8

AUD_OUT_L7AUD_OUT_R7

CAN1_TX8

CAM_EN_CSPI_CS18

I2C1_SCL8

CSI_CLK0M 8CSI_CLK0P 8

BSEL1_GPIO_3_58

SD_WP_CAN2_RX7SDMMC2_CD_CAN2_TX7

CSI0_DAT13 8

CSI0_DAT14 8CSI0_DAT16 8

CSI0_DAT15 8CSI0_DAT17 8

CSI0_DAT18 8

CSI0_DAT128

CSI0_VSYNC8

CSI0_DAT198

SDMMC2_CMD7

CSI0_PIXCLK 8

CSI0_HSYNC 8

GETH_TR3P6GETH_TR3N6

GPIO_EXP_INT 8

UART1_CTS7UART1_RTS_ACLR_INT#7

UART3_RTS 7UART3_CTS 7

PWM1_OUT8PWM3_OUT 8

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

03. VAR-SOM-MX6

A3

3 9Wednesday, June 28, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

03. VAR-SOM-MX6

A3

3 9Wednesday, June 28, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

03. VAR-SOM-MX6

A3

3 9Wednesday, June 28, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

R82

4.7K

DIMM200

J25

GND2

MDI_C+4

MDI_C-6

GND8

MDI_D+10

MDI_D-12

GND14

GETH LED116

DMIC_CLK18

DMIC_DATA20

AUDMUX4_RXC(GPIO5[13])22

AUDMUX4_TXFS(GPIO5[16])24

AUDMUX4_TXD(GPIO5[15])26

GND28

NC130

VCC_3V3_IN32

VCC_3V3_IN34

VCC_3V3_IN36

VCC_3V3_IN38

BOOT_SEL1(GPIO3[05])40

BOOT_SEL0(GPIO3[7])42

CAN1_TX(GPIO1[7])44

CAN1_RX(GPIO1[8])46

CSPI1_CS1(GPIO4[10])48

UART2_CTS(GPIO3[28])50

UART2_TXD(GPIO3[26])52

UART3_RXD(GPIO3[25])54

UART3_TXD(GPIO3[24])56

GND58

SD2_CLK60

SD2_DATA0(GPIO1[15])62

SD2_CMD(GPIO1[11])64

GND66

GPIO1[02]71

PWM2_OUT(GPIO1[01])72

GPIO2[11]73

NC274

GND76

GND78

CAN2_TX_OTG_OC(GPIO4[14])80

CAN2_RX(GPIO4[15])82

UART1_RTS(GPIO3[20])84

UART1_CTS(GPIO3[19])86

I2C1_SCL(GPIO5[27])88

I2C3_SDA(GPIO7[11])90

I2C3_SCL(GPIO1[5])92

USB_OTG_ID(GPIO1[4])94

CSI0_DAT19(GPIO6[5])96

POR_B98

PCIE_CLK1_N100

PCIE_CLK1_P102

USB_H1_VBUS104

USB_OTG_VBUS106

USB_HOST_DN108

USB_HOST_DP110

GND112

USB_OTG_DN114

USB_OTG_DP116

GND118

CSI0_VSYNC(GPIO5[21])120

CSI0_DATA_EN(GPIO5[20])122

CSI0_DAT12(GPIO5[30])124

GND126

PCIE_TXM128

PCIE_TXP130

GND132

PCIE_RXP134

PCIE_RXM136

GND138

DSI_CLK0P140

DSI_CLK0M142

GND144

HDMI_D1P146

HDMI_D1M148

HDMI_CLKM150

HDMI_CLKP152

HDMI_HPD154

HDMI_DDCCEC156

GND158

LVDS0_TX1_N160

LVDS0_TX1_P162

LVDS0_TX2_N164

LVDS0_TX2_P166

LVDS0_CLK_N168

LVDS0_CLK_P170

GND172

I2C2_SCL174

I2C2_SDA176

GND178

LVDS1_CLK_N180

LVDS1_CLK_P182

LVDS1_TX0_N184

LVDS1_TX0_P186

LVDS1_TX1_N188

LVDS1_TX1_P190

LVDS1_TX2_N192

LVDS1_TX2_P194

AGND196

HPLOUT198

HPROUT200

GND1

MDI_A+3

MDI_A-5

GND7

MDI_B+9

MDI_B-11

GND13

GETH_LED215

(GPIO4[30])PWM017

GND19

(GPIO5[17])AUDMUX4_RXD21

(GPIO5[12])AUDMUX4_RXFS23

(GPIO5[14])AUDMUX4_TXC25

GND27

CLKO229

GND31

GND33

GND35

GND37

(GPIO4[9])CSPI1_CS039

(GPIO4[8])CSPI1_MISO41

(GPIO4[6])CSPI1_CLK43

(GPIO4[7])CSPI1_MOSI45

GND47

3V3_PER49

(GPIO3[29])UART2_RTS51

(GPIO3[27])UART2_RXD53

(GPIO3[23])UART3_CTS55

(GPIO2[31])UART3_RTS57

GND59

(GPIO1[13])SD2_DATA261

(GPIO1[14])SD2_DATA163

(GPIO1[12])SD2_DATA365

GND67

PWM1_OUT(GPIO1[9])68

(GPIO2[09])PWM3_OUT69

GPIO2[14]70

(GPIO3[21])SPDIFIN75

(GPIO3[22])SPDIFOUT77

(GPIO3[30])USB_H1_OC79

(GPIO5[19])CSI0_HSYNCH81

(GPIO5[29])UART1_RX83

(GPIO5[28])UART1_TX85

(GPIO5[26])I2C1_SDA87

GND89

SATA_RXN91

SATA_RXP93

GND95

SATA_TXP97

SATA_TXN99

GND101

VCC_3V3_IN103

VCC_3V3_IN105

VCC_3V3_IN107

VCC_3V3_IN109

VCC_3V3_IN111

(GPIO6[4])CSI0_DAT18113

(GPIO6[1])CSI0_DAT15115

(GPIO6[3])CSI0_DAT17117

CSI_D0P119

CSI_D0M121

CSI_D1M123

CSI_D1P125

CSI_D2P127

CSI_D2M129

CSI_D3M131

CSI_D3P133

CSI_CLK0P135

CSI_CLK0M137

GND139

DSI_D0M141

DSI_D0P143

DSI_D1M145

DSI_D1P147

GND149

HDMI_D2P151

HDMI_D2M153

HDMI_D0P155

HDMI_D0M157

GND159

LVDS0_TX0_N161

LVDS0_TX0_P163

LVDS0_TX3_N165

LVDS0_TX3_P167

GND169

(GPIO6[0])CSI0_DAT14171

(GPIO6[2])CSI0_DAT16173

(GPIO5[31])CSI0_DAT13175

CSI0_PIXCLK177

GND179

LVDS1_TX3_P181

LVDS1_TX3_N183

GND185

TS_X-187

TS_X+189

TS_Y+191

TS_Y-193

AGND195

LINEIN1_LP197

LINEIN1_RP199

R84

4.7K R83

4.7K

R85

4.7K

Page 4: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

04. Display ,TouchParallel BUS FCC Connectors

Touch PanelCapactiveResistive

Parallel RGB(LVDS0)

HDMI ESD

HDMI ConnectorHDMI

HDMI Differential Pairs, FollowHDMI routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

100ohm differ pair

100ohm differ pair

100ohm differ pair

100ohm differ pair

100ohm differ pair

DG2

DR6DR5

DR7

DR2

DR4DR3

DB6DB5

DB7

DB3DB2

DB4

DG5DG6DG7

DG4DG3

LR

DCLK

DR2DR3DR4DR5DR6DR7

DCLK

DG2DG3DG4DG5DG6DG7

DB2DB3DB4DB5DB6DB7

HSYNCVSYNCACBIAS

C_CE

C_HDMI_SDAC_HDMI_SCL

C_HDMI_HPD

HDMI_D2M

HDMI_D2P

HDMI_CLKM

HDMI_CLKPHDMI_D0M

HDMI_D1P

HDMI_D0PHDMI_D1M

D5_0V_HDMI

C_CEC_HDMI_SCLC_HDMI_SDA

C_HDMI_HPD

HDMI_CLKPHDMI_CLKM

HDMI_D2PHDMI_D2M

HDMI_D0MHDMI_D0P

HDMI_D1MHDMI_D1P

UDLR

DCLK

VSYNC

DB2

ACBIAS

HSYNC

DG2

DR6DR5

DR7

DR2

DR4DR3

DB6DB5

DB7

DB3DB4

DG5DG6DG7

DG4DG3

I2C3_SDA

I2C3_SCL

BOOTSEL0/CPT_INT

VSYNCHSYNC

UD

ACBIASMODE

BASE_PER_3V3 VCC_5V

BASE_PER_3V3 VCC_5V

BASE_PER_3V3 BASE_PER_3V3

VCC_5V_HD1

VCC_5V

VCC_5V

VCC_5VVCC_5V_HD1

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

I2C3_SCL3,6,7,8I2C3_SDA3,6,7,8

BOOTSEL0/CPT_INT 3,7

TS_X-3

TS_Y-3

TS_Y+3TS_X+3

LVDS0_TX1_N3

LVDS0_TX1_P3

LVDS0_TX2_N3

LVDS0_TX2_P3

LVDS0_TX3_N3

LVDS0_TX3_P3

LVDS0_TX0_N3

LVDS0_TX0_P3

LVDS0_CLK_P3

LVDS0_CLK_N3PWM_BackLightEN3,4,8,9

I2C2_SCL3HDMI_DDCCEC3

I2C2_SDA3HDMI_HPD3

HDMI_D0M3

HDMI_D2M3

HDMI_D2P3

HDMI_CLKM3

HDMI_CLKP3

HDMI_D1M3

HDMI_D1P3

HDMI_D0P3

LVDS1_TX0_N3LVDS1_TX0_P3

LVDS1_TX1_N3LVDS1_TX1_P3

LVDS1_TX2_N3LVDS1_TX2_P3

LVDS1_CLK_P3LVDS1_CLK_N3

PWM_BackLightEN3,4,8,9

LVDS1_TX3_N3LVDS1_TX3_P3

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

04. Display ,Touch

A3

4 9Thursday, July 23, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

04. Display ,Touch

A3

4 9Thursday, July 23, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

04. Display ,Touch

A3

4 9Thursday, July 23, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

R17G 27R

R24D 27R

R90 0R

C3

100nF

R17E 27R

R54.7K

R24A 27R

J9

40p FFC connector

VLED1

VLED2

ADJ3

GLED4

GLED5

VCC6

VCC7

MODE8

DE9

VS10

HS11

VSS12

LCD_B513

LCD_B414

VSS16

LCD_B217

LCD_B118

LCD_B019

Vss20

LCD_G521

LCD_G422

LCD_G323

VSS24

LCD_G225

LCD_G126

LCD_G027

VSS28

LCD_R529

LCD_R430

LCD_R331

VSS32

LCD_R233

LCD_R134

LCD_R035

VSS36

DCLK37

VSS38

L/R39

U/D40

NC

41N

C42

LCD_B315

R73

1K

NC

C49

100nF

C21

100nF

R17C 27R

R25100R

R64.7K

R141K

R17H 27R

J4

MOLEX_52207-0485

123456

C57

100nF

C14

10uF

R17A 27R

R20100R

R801K

R24B 27R

C56

100nF

C66

470pF

R76

1K

NC

+C110

47uF

12

C13

100nF

R17F 27R

R24F 27R

J6

40p FFC connector

U/D1 R/L2 NC23 VCC4 VCC5 VCC6 VCC7 NC08 DE9 VSS

10 VSS11 VSS12 B513 B414

VSS16 B217 B118 B019 VSS20 G521 G422 G323 VSS24 G225 G126 G027 VSS28 R529 R430 R331 VSS32 R233 R134 R035 VSS36 NC137 DCLK38 HSYNC39 VSYNC40

NC

341

NC

442

B315

R22100R

R3

100R

J1

HDMI CONN

DAT2+1DAT2-3

DAT2_S2

DAT1+4

DAT1_S5

DAT1-6

DAT0+7

DAT0_S8

DAT0-9

CLK+10

CLK-12

CLK_S11

CEC13

NC14

SCL15

SDA16

DDC/CEC GND17+5V18

SHLDMTG2

SHLDMTG3

SHLDMTG4

SHLDMTG1

DET19

R24E 27R

C24

100nF

C67

470pF

J2

HEADER 5X2 1.27mm

108642

97531

R21H 27R

R18100R

R24C 27R

C48

100nF

R427K

R21C 27R

C53

100nF

R21F 27R

C17

100nF

R23100R

M1

M2

J710 POS FFC/FPC

123456

11

12

78910

C47

100nF

R17B 27R

R71

1K

J22DF14-20P-1.25H

3VCC1

3VCC2

GND3

GND4

TX0_N5

TX0_P6

GND7

TX1_N8

TX1_P9

GND10

TX2_N11

TX2_P12

GND13

CLK_N14

CLK_P15

GND16

TX3_N17

TX3_P18

NC19

PWM20

SH222 SH121

C83

4.7uF

R17D 27R

R91

1K

R75

1K

C60

470pF

R21B 27R

R0R1R2R3R4R5R6R7

G0

G3

G7G6G5G4

G2G1

B3

B5

B1

B6

B2

B4

B0

B7

HSYNC

EN\BIASVSYNC

RSVD

CL

KLA

NE

0LA

NE

1LA

NE

2LA

NE

3

U6

SN75LVDS82

VC

C48

A1M11

VC

C31

SHTDN#25

A2M15

GN

D36

GN

D52

A0P10

GN

D44

GN

D28

CLKINP18

A3P20

A0M9

VC

C40

CLKINM17

VC

C56

LVD

SV

CC

13

LVD

SG

ND

21

A3M19

A2P16

D737

A1P12

LVD

SG

ND

14LV

DS

GN

D8

D1243

D1345

D1446

D1547

D1649

D1750

D1851

D1953

D2054

D2155

D221

GN

D4

D232

D243

D255

D266

D277

D433

D534

D635

D939

PLL

VC

C23

PLL

GN

D22

PLL

GN

D24

D838

CLKOUT26

D027

D129

D1041

D1142

D230

D332

R24H 27R

U12

CM2020

5V_SUPPLY1

LV_SUPPLY2

GND3

TMDS_D2Y4

TMDS_GND5

TMDS_D2X6

TMDS_D1Y7

TMDS_GND8

TMDS_D1X9

TMDS_D0Y10

TMDS_GND11

TMDS_D0X12

TMDS_CKY13

TMDS_GND14

TMDS_CKX15

CE_REMOTE_IN16

DDC_CLK_IN17

DDC_DAT_IN18

HOTPLUG_DET_IN19

HOTPLUG_DET_OUT20DDC_DAT_OUT21DDC_CLK_OUT22CE_REMOTE_OUT23TMDS_CKX_OUT24TMDS_GND25TMDS_CKY_OUT26TMDS_D0X_OUT27TMDS_GND28TMDS_D0Y_OUT29TMDS_D1X_OUT30TMDS_GND31TMDS_D1Y_OUT32TMDS_D2X_OUT33TMDS_GND34TMDS_D2Y_OUT35GND36ESD_BYP375V_OUT38

R161K

R21A 27R

D230V,100mA

R24G 27R

R921KNC

R4047K

C50

4.7uF

R21E 27R

C62

470pF

C16

100nF

R21G 27R

R4515K 1%

R4347K

R21D 27R

R89 0R

Page 5: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

5. USB USB 2.0 HUB

LAYOUT NOTE:

USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Length Match: +/- 100 milsDifferential Impedance: 90 ohms

LAYOUT NOTE:

Power Distribution

USB 2.0 OTG

USB PORT 1-2 : 2 x USB 2.0 HostDual Type A Rair Panel

LAYOUT NOTE:USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Length Match: +/- 100 milsDifferential Impedance: 90 ohms

USB PORT 3 : 1 x USB 2.0 Type A Front Panel

Rair 0

Rair 1

Front 0

Power Distribution

USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Length Match: +/- 100 milsDifferential Impedance: 90 ohms

Current Design supports either Client or Host mode For full native OTG functionallity please [email protected] for reference schematicsand software support

Note :

MOM_REM_0

USB_HUB_DP1

USB_HUB_DN1

USB_HUB_DN2

USB_HUB_DP2

USB_HUB_DN3

USB_HUB_DP3

VCC_USB1

VCC_USB3

USB_PWR_EN1

USB_PWR_EN2

VCC_USB2_CVCC_USB1_C USB_PWR_OC1

USB_PWR_OC2

VCC_USB3

VCC_USB1VCC_USB2

USB_PWR_EN3

USB_PWR_EN3

USB_PWR_OC2

USB_HUB_DN3USB_HUB_DP3

USB_HUB_DN1

USB_PWR_OC1

USB_PWR_OC3

USB_OTG_ID

USB_PWR_OC3

NC0

VCC_USB3_C

USB_PWR_EN1USB_PWR_EN2

USB_HUB_DP2

VCC_USB2

USB_HUB_DN2USB_HUB_DP1

VCC_USB_3P3V

VCC_USB_3P3V

VCC_USB_3P3V

VCC_USB_3P3V

VCC_USB_3P3V

VCC_USB_3P3V

BASE_PER_3V3

OTG_VBUS OTG_VBUSVCC_5V VCC_5V

BASE_PER_3V3

VCC_5V

VCC_USB_3P3V

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

VCC_5V

USB_OTG_DP3USB_OTG_DM3

USBH_DP03

USBH_DN03

USB_OTG_ID3

USB_HUB_DN4 6

USB_HUB_DP4 6

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

05. USB

A3

5 9Wednesday, December 09, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

05. USB

A3

5 9Wednesday, December 09, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

05. USB

A3

5 9Wednesday, December 09, 2015<Designer> <Approved By>

VAR-MX6CustomBoard

R68 1M

D8

PG

B10

1060

3MR

R371K

L70R

R53100K

C81uF

C90

22pF

R601KNC

C93

100nF

R591KNC

L60R

R91K

C82

100nF

J16

USB TYPE A

123456

C71

100nF

U8

MIC2076-1YM

ENA1

OUTA8

GND6

IN7

OUTB5

ENB4

FLGA2

FLGB3

R62100K

NC

D30

PG

B10

1060

3MR

C76

100nF

+ C9

47uF

12

C88

100nF

U3

MIC2076-1YM

ENA1

OUTA8

GND6

IN7

OUTB5

ENB4

FLGA2

FLGB3

D12

PG

B10

1060

3MR

J3847589-0001

VCC1

DATAN2

DATAP3

ID4

GND5

S6

S7

S11

S10

R55100K

J3

72309-8034BLF

A1A2A3A4

B1B2B3B4

1 2 3 4

R56100K

R641K

D5

PG

B10

1060

3MR

D13

PG

B10

1060

3MR

C80

100nF

FB7600R_100Mhz 200mA

12

R381KNC

+ C44

47uF

12

D14

PG

B10

1060

3MR

C96

100nF

D11P

GB

1010

603M

R

C74

22pF

R361K

Upstream

Downstream 1

Downstream 2

Downstream 3

Downstream 4

EEPROM/Config

Common

U15

USB2514Bi-AEZG

USBUP_DP31

USBUP_DM30

USBDN1_DP2

USBDN2_DP4

USBDN3_DP7

USBDN4_DP9

USBDN1_DM1

USBDN2_DM3

USBDN3_DM6

USBDN4_DM8

VBUS_DET27

PRTPWR112

PRTPWR216

PRTPWR318

PRTPWR420

OCS113

OCS217

OCS319

OCS421

RBIAS35

SDA/SMBDATA/NON_REM122

SCL/SMBCLK/CFG_SEL024

HS_IND/CFG_SEL125

XTAL1/CLKIN33

XTAL2/CLKIN_EN32

RESET26

LOCAL_PWR/NON_REM0/SUSP_IND_N28

TEST11

VDD33(IO)23

VDDPLL1834

VDDA3329

VDDPLLREF/VDDA3336

VDD33(REG)15

VDDCR1814

VSS(FLAG)137

VDDA335

VDDA3310

U14

MIC2076-1YM

ENA1

OUTA8

GND6

IN7

OUTB5

ENB4

FLGA2

FLGB3

D4

PG

B10

1060

3MR

+ C121

47uF

12

R7012.1K 1%

D31

PG

B10

1060

3MR

L100R

Q1NTR3161N

1

32

C100

4.7uF

R101K

NC

R6722R

D32

PG

B10

1060

3MR

L30R

FB2

600R_100Mhz 200mA

12

Y1

24 Mhz

1 2

C72

100nF

R54 470K

D9

PG

B10

1060

3MR

C702.2uF

C461uF

R58 1K

R52100K

R61 1K

D6

PG

B10

1060

3MR

R57100K

D10

PG

B10

1060

3MR

C79

1uF

C63100nF

L110R

C32100nF

C86

1uF

L14DLP11TB800UL2

1 2

34

L40R

Page 6: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

06. SATA ,PCIe, G.ETH

Place near CON

1.5V Current is limited to 300mA

SATA

SATA Differential Pair, FollowSATA routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

SATA Connector - Receptacle

Mini-PCIE

Giga Ethernet

Giga Ethernet Differential Pair, FollowGiga Ethernet routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

Place parallel termination resistorsas close to the mPCIe connector as possible.

USIM Card

PCIE Differential Pairs, FollowPCIe routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

Customboard's 5V power supply is limited to 3A, sha redwith Board's USB and SATA devices. Do not connectdevices which exceed current limitation.

PCIe_CREFCLKMPCIe_CREFCLKM

LED_WWAN_BLED_WLAN_BLED_WPAN_B

LD_W

WA

N_B

PCIe_UIM_DATA PCI3_UIM_CLKPCIe_UIM_RSTPCIe_UIM_PWR

PCIe_UIM_VPP

LD_W

LAN

_B

LD_W

PA

N_B

PCIe_CREFCLKP

PCIe_CRXMPCIe_CRXP

PCIe_CTXMPCIe_CTXP

PCIe_UIM_PWRPCIe_UIM_DATAPCI3_UIM_CLKPCIe_UIM_RSTPCIe_UIM_VPP

SATAc_TXNSATAc_TXP

SATAc_RXPSATAc_RXN

BASE_PER_3V3

BASE_PER_3V3

VCC_1V5_PCIe

VCC_5V

BASE_PER_3V3

BASE_PER_3V3

PCIE_TXM3

PCIE_RXM3

PCIE_RXP3

PCIE_TXP3

CLK1_N3

CLK1_P3

I2C3_SDA 3,4,7,8I2C3_SCL 3,4,7,8

USB_HUB_DN4 5USB_HUB_DP4 5

SATA_TXN 3SATA_TXP 3

SATA_RXN 3SATA_RXP 3

GETH_TR0N3GETH_TR0P3

GETH_TR3N3GETH_TR3P3

GETH_TR1P3GETH_TR1N3

GETH_TR2N3GETH_TR2P3

GETH_LED2 3

GETH_LED1 3

SPDIF_OUT_PCIE_PCIE_WAKE_B3,8

SPDIF_IN_PCIE_DIS_B 3,8AUDMUX4_RXC_PCIE_RESET_B 3,8

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

06. SATA ,PCIe, G.ETH

A3

6 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

06. SATA ,PCIe, G.ETH

A3

6 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

06. SATA ,PCIe, G.ETH

A3

6 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

C23

22uF

R1010R

C3610nF

C94 100nF 16V

C3410nF

C91 100nF 16V

D18

PG

B10

1060

3MR

R7749.9R 1%

C120

100nF

C3310nF

J11

CON 6 SIM CARD

Vcc1Reset2CLK3

GND4 Vpp5 I/O6 MH1

7MH28

D17

PG

B10

1060

3MR

C85 100nF 16V

D25

C3110nF

C1034.7uF6.3V

D22

PG

B10

1060

3MR

D24

R10

249

.9R

1%

C112

100nF

C81 100nF 16V

D23

PG

B10

1060

3MR

D26

R10

349

.9R

1%

C105100nF16V

C104100nF16V

C113

100nF

C101 100nF 16V

C30100uF10V

D21

PG

B10

1060

3MR

C115

100nF

C1064.7uF6.3V

J10

0483380085

WAKE#1

Reserved13

Reserved25

CLKREQ#7

GND19

REFCLK-11

REFCLK+13

GND215

Reserved/UIM_C817

Reserved/UIM_C419

GND321

PERn023

PERp025

GND427

GND529

PETn031

PETp033

GND635

Reserved337

Reserved439

Reserved541

Reserved643

Reserved745

Reserved847

Reserved949

Reserved1051

3.3V_12

GND74

1.5V_16

UIM_PWR8

UIM_DATA10

UIM_CLK12

UIM_RESET14

UIM_VPP16

GND818

W_DISABLE#20

PERST#22

+3.3Vaux24

GND926

1.5V_228

SMB_CLK30

SMB_DATA32

GND1034

USB_D-36

USB_D+38

GND1140

LED_WWAN#42

LED_WLAN#44

LED_WPAN#46

1.5V_348

GND1250

3.3V_252

C102 100nF 16V

C28100uF10V

D20

PG

B10

1060

3MR

C29100uF10V

D16

PG

B10

1060

3MR

R7949.9R 1%

J12

SATA 15 +7

GND_1S1

TXPS2

TXNS3

GND_2S4

RXNS5

RXPS6

GND_3S7

V33_1P1

V33_2P2

V33/PCP3

GND_4P4

GND_5P5

GND_6P6

V5/PCP7

V5_2P8

V5_3P9

GND_7P10

DAS/DSSP11

GND_8P12

V12/PCP13

V12_2P14

V12_3P15

R98330R

D19

PG

B10

1060

3MR

R99330R

C27

22uF

J14

RJ45 1GB W G/Y

Y-13

Y+14

+16

G-17

TR1+11

TR1-10

TR2+4

TR2-5

TR3+3

TR3-2

TR4+8

TR4-9

SH1SH1

SH2SH2

O-15

TRCT112

TRCT26

TRCT31

TRCT47

R97330R

Page 7: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

07. Peripherals SD-Card AUDIO

Headphone OUT

Sys-boot

Line In

UART1- RS232 Debug

USER

ISL12057 - RTC

Digital Microphone

BOARD IDRESISTOR

UART3 -RS232 DTE

D-Type - Male

AUD_IN_L_C

AUD_OUT_L_C

AUD_OUT_R_C

AUD_IN_R_C

UART1_RX_STD

UART1_RTS_STDUART1_CTS_STD

AUD_IN_L_C

AUD_IN_R_CAUD_OUT_R_C

AUD_OUT_L_C

UART1_CTS_STD

UART1_RX_STDUART1_TX_STD

UART1_RTS_STD

SDMMC2_DAT2

SDMMC2_DAT1

SDMMC2_CLK

SDMMC2_DAT3 SDMMC2_CMD

SDMMC2_DAT0

SD_WP_CAN2_RX

SDMMC2_CD_CAN2_TX

UART1_TX_STD

UART3_RTS_STDUART3_CTS_STD

UART3_RX_STDUART3_TX_STD

UART3_RX_STD

UART3_TX_STDUART3_CTS_STD

UART3_RTS_STD

UART_ENABLE

UART_ENABLE

UART_ENABLE

AUD_GND

AUD_GND

AUD_GND

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3RTC_BACKUP

BASE_PER_3V3

BASE_PER_3V3 BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

AUD_IN_R3

AUD_IN_L3

BOOTSEL0/CPT_INT3,4

AUD_OUT_R3

AUD_OUT_L3

SDMMC2_DAT33SDMMC2_DAT23

SDMMC2_CMD3

SDMMC2_CLK3

SDMMC2_DAT03SDMMC2_DAT13

SDMMC2_CD_CAN2_TX 3

SD_WP_CAN2_RX 3

CSI0_DATA_EN_USER_BUT3,8

I2C3_SCL 3,4,6,8I2C3_SDA 3,4,6,8

DMIC_DAT 3,8

DMIC_CLK 3,8

UART3_RX3

UART3_TX3

UART3_RTS3

UART3_CTS3

UART1_RTS_ACLR_INT#3

UART1_CTS3UART1_RX3

UART1_TX3

RESET# 3,8,9

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

07. Peripherals

A3

7 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

07. Peripherals

A3

7 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

07. Peripherals

A3

7 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

C129

100nFNC

C411uF

U23

MAX3232D

R1IN13

R2IN8

T1OUT14

T2OUT7

c2+4

c2-5

R1OUT12

R2OUT9

T1IN11

c1-3

T2IN10

c1+1

VCC16

V-6

GND15

V+2

R421K

'0'-B->A

U25SN74AVC4T245

VCCA1

1DIR2

2DIR3

1A14

1A25

2A16

2A27

GND8

GND92B2102B1111B2121B1132OE#141OE#15VCCB16

EP

17

C128

100nF

C43

1uF

MCP1322U27

RST1

GND2

RST3

MR4

VDD5

+ C447uF1 2

SW2KT11B2SAM34LFS

Y2FC-135

12

R15110K

+ C547uF1 2

CX1

4.7uF

U10

Digital MIC

GND1

L/R2

GND3

CLK4

DATA5

VDD6

R3010K

C381uF

U9 MAX3232D

R1IN13

R2IN8

T1OUT14

T2OUT7

c2+4

c2-5

R1OUT12

R2OUT9

T1IN11

c1-3

T2IN10

c1+1

VCC16

V-6

GND15

V+2

C7100nFR8610K

'0'-B->A

U26SN74AVC4T245

VCCA1

1DIR2

2DIR3

1A14

1A25

2A16

2A27

GND8

GND92B2102B1111B2121B1132OE#141OE#15VCCB16

EP

17

C391uF

R20RNC

C1191uF

C124

100nF

C126

100nF

J15

RS232

594837261

10

11

J21

12

3

C1171uF

R3110K

C107

100nF

C1161uF

U1

ESD

4

2 5

3

1 6

C25

100nF

R4410K

J13

MMC-SD Connector

CD/DAT31 CMD2 VSS13 VDD4 CLK5 VSS26 DAT07

DAT29

DAT18

WP

11

CD

10

SHLD112

SHLD213

C108

22UF

C35

1uF

SW3KT11B2SAM34LFS

J20

12

3

R4110KNC

C1181uF

C401uF

C26

100nF

FB4100 Ohm

12

C127

100nF

D15BAT54C

1

3

2

U18

ISL12057

Vcc8

GND4

XI1

XO2

IRQ2#3

SDA5

SCL6

Fout7

C371uF

J34

RA HEADER 5X2

108642

97531

C111

22UF

U20

ESD

4

2 5

3

1 6

U21

ESD

4

2 5

3

1 6

C6100nF

C42

100nF

C130

100nF

D27

PG

B10

1060

3MR

D28

PG

B10

1060

3MR

Page 8: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

08. DVK Exp. Connectors

Parallel

SD/MMC

MISC

SPI/I2C

EMI & JTAG Fanout

CPU BUS

EMI 0

EMI 1

EMI 2

VAR-SOM-MX6Expansion

Digital AUDIO(AUDMUX4 /SPDIF)

DSI "OPEN DRAIN" ONLY

JTAG Connector

CAN TRX

HeaderRS-485

Camera Interface

EMI 3

p=y

Serial

EIM_DA12EIM_DA13EIM_BCLK

EIM_DA9EIM_DA8

EIM_DA15

EIM_DA11

JTAG_TDO

EIM_DA0

JTAG_TMS

EIM_WAITEIM_RWEIM_OEEIM_LBA

EIM_CS0EIM_CS1EIM_A22

EIM_DA1

EIM_DA10

EIM_A23EIM_A24

EIM_EB0EIM_EB1

JTAG_nTRST

EIM_DA5

EIM_DA2EIM_DA3

JTAG_TDI

EIM_DA7EIM_DA6

EIM_DA4

EIM_DA14

JTAG_TDIJTAG_TMS

JTAG_TDO

JTAG_DEJTAG_DACK

JTAG_RTCKJTAG_TCK

JTAG_VREF

CANHCANL

ZY

A

YZ

B

CANHCANL

B

A

JTAG_TCK

EIM_EB1

JTAG_nTRST

EIM_A16

EIM_A19

EIM_A17

EIM_A18

EIM_A20

EIM_CS0EIM_CS1EIM_WAITEIM_RW

EIM_OEEIM_LBAEIM_BCLK

EIM_DA1EIM_DA3EIM_DA5EIM_DA7

EIM_DA9EIM_DA11EIM_DA13EIM_DA15

EIM_A17EIM_A19EIM_A22EIM_A24

EIM_A16EIM_A18EIM_A20EIM_A23

EIM_DA8EIM_DA10EIM_DA12EIM_DA14

EIM_DA0EIM_DA2EIM_DA4EIM_DA6

EIM_EB0

I2C1_SCL

CLKO2

I2C1_SDA

DMIC_CLKDMIC_DAT

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

GPIO_2_113GPIO_2_143

CSPI1_SCLK 3CSPI1_SIMO 3CSPI1_SOMI 3

I2C3_SDA 3,4,6,7,8

GPIO_1_2 3

I2C1_SDA3I2C1_SCL3

I2C3_SCL3,4,6,7,8

UART2_TXD 3,8UART2_RTS 3

UART2_RXD3,8UART2_CTS3

DMIC_CLK 3,7CLKO23DMIC_DAT3,7

DSI_D0P 3DSI_D1P3DSI_D0M 3DSI_D1M3

DSI_CLK0M3DSI_CLK0P3

BSEL1_GPIO_3_5 3SPDIF_IN_PCIE_DIS_B 3,6SPDIF_OUT_PCIE_PCIE_WAKE_B 3,6

AUDMUX4_RXFS_RX485_TX_EN 3,8

AUDMUX4_TXFS3

AUDMUX4_TXC3AUDMUX4_TXD3

AUDMUX4_RXD3

PWM_BackLightEN 3,4,9

RESET#3,7,9

UART2_RXD3,8

UART2_TXD3,8

CAN1_RX3CAN1_TX3

PWM2_OUT 3

AUDMUX4_RXFS_RX485_TX_EN3,8

AUDMUX4_RXC_PCIE_RESET_B 3,6

CSI0_DAT133CSI0_DAT143CSI0_DAT153CSI0_DAT163CSI0_DAT173CSI0_DAT183CSI0_DAT193

CSI0_VSYNC 3CSI0_DAT12 3

CSI0_HSYNC 3

CSI0_PIXCLK 3

CSI0_DATA_EN_USER_BUT 3,7

CSPI1_CS03

I2C3_SCL 3,4,6,7,8I2C3_SDA 3,4,6,7,8

CAM_EN_CSPI_CS13

CSI_D3P3

CSI_CLK0M3

CSI_D0P3

CSI_D1P3

CSI_D2P3

CSI_D3M3

CSI_CLK0P3

CSI_D0M3

CSI_D1M3

CSI_D2M3

GPIO_EXP_INT3

PWM3_OUT3PWM1_OUT3

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

08. DVK Exp. Connectors

A3

8 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

08. DVK Exp. Connectors

A3

8 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

08. DVK Exp. Connectors

A3

8 9Wednesday, December 17, 2014<Designer> <Approved By>

VAR-MX6CustomBoard

R810R

R32

10K

NC

J32

HEADER 5X2 1.27mm

108642

97531

J27

HEADER 5X2 1.27mm

108642

97531

R34

10K

R19

10K

C109

100nFJ26

HEADER 5X2 1.27mm

108642

97531

R28

10KNC

J37

HEADER 5X2 1.27mm

108642

97531

VCC

GND

U5

NC7SP125P5X

1

2

34

5

J31

HEADER 5X2 1.27mm

108642

97531

R88100RR871K

R29

10K

J35

HEADER 5X2 1.27mm

108642

97531

R264.7K

J17PCIE-036-02-F-D-EMS2

PWR_ENA1

GNDA2

MIPI_CSI-2_A_DX3 (pos)A4 MIPI_CSI-2_A_DY3 (neg)A3

GNDA5

MIPI_CSI-2_A_DY2 (neg)A7 MIPI_CSI-2_A_DX2 (pos)A6

GNDA8

MIPI_CSI-2_A_DX1 (pos)A10 MIPI_CSI-2_A_DY1 (neg)A9

I2C_B_SDAA11

I2C_B_SCLA12

MIPI_CSI-2_A_CLKY (neg)A14 MIPI_CSI-2_A_CLKX (pos)A13

GNDA15

MIPI_CSI-2_A_DY0 (neg)A17 MIPI_CSI-2_A_DX0 (pos)A16

GNDA18

NC1B1

NC2B2

NC3B3

NC4B4

NC5B5

NC6B6

NC7B7

DMIC_DATAB8

DMIC_CLKB9

3VCCB10

GNDB11

I2C_A_SCLB12

I2C_A_SDAB13

VIOB14

NC8B15

MIPI_CSI-2_A_PDWNB16

MIPI_CSI-2_CLK_TTLB17

GNDB18

C22

100nF

J36

HEADER 5X2 1.27mm

108642

97531

R15

10K

J28

HEADER 5X2 1.27mm

108642

97531

U19

LTC2858-2

R1

RE#2

DE3

D4

GND5

Y6Z7B8A9VCC10

R27

120 R 1%

R13

10K

R35100R

J8

HEADER 8X2 1.27mm SMT

108642

97531

121416

111315

J24

HEADER 5X2 1.27mm

108642

97531

R33

10KJ33

HEADER 10x2

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

J30

40p FFC connector

14375

1626208

103019321734216

1822233335382429372728312

1139141312362515409 M1

M2

C18

100nF

J29

HEADER 5X2 1.27mm

108642

97531

U7

SN65HVD234DR

TXD1

GND2

VCC3

RXD4

EN5

CANL6

CANH7

RS8

R10010K

Page 9: VAR-MX6CustomBoard Revision History...5 5 4 4 3 3 2 2 1 1 D D C C B B A A 03. VAR-SOM-MX6 Avoid cross talk between adjacent diff pair traces. Layout adjacent diff pairs in different

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

09. Power & Mechanics 3.3V Digital 3A

AssemblyOptions

Main Power LED

4 X Chassis Holes2 X SOM Holes

VCC-IN - 7.5- 12V

5V Digital 3A

Calculate Resistor Vaue Accrording toLED current

LCD Backlight

RTC Backup Battery

PCIe 1V5 300mA

Peripherals Power Control

ResetAlert! :A delay should be added on RESET# signal to ensureRESET# is released after SOM voltage rails have stabilized

Alert! :To support v2.2xL SOM revisionsassemble R63

PWR_IN2

PWR_IN2

PWR_IN1

PWR_IN1

LED_BL_K

PWR_IN3PWR_IN4

LED_BL_A

VCC_5V

VCC_3V3

VCC_5V

VCC_IN

VCC_IN

3V3_SOM VCC_3V3

RTC_BACKUP

VCC_5V

VCC_1V5_PCIe

VCC_3V3BASE_PER_3V3

BASE_PER_3V3

SOM_PER_3V3

VCC_IN

BASE_PER_3V3

PWM_BackLightEN3,4,8

RESET# 3,7,8

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

09. Power & Mechanics

A3

9 9Monday, June 26, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

09. Power & Mechanics

A3

9 9Monday, June 26, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

Title

Size Document Number Rev

Date: Sheet o fApproved By:Designer:

ProjectVAR-MX6CUstomBoard 1.3D-V2

09. Power & Mechanics

A3

9 9Monday, June 26, 2017<Designer> <Approved By>

VAR-MX6CustomBoard

+ C69

47uF

12

R498.45K 1%

C77

10uF

HOLE1

NC

EA

RT

H1

R66100K

D29

PG

B10

1060

3MR

C11

2.2uF,50V

Vout =0.8(1+Rvcc/Rgnd)

U16

RT8250

VIN2

FB5

BOOT1

EN7

SW3

SS8

EP9

COMP6

GND4

L2

CPFC85NP-WH07

2

14

3

J18

PC 1727010

NC

12

R72 10K

C73

100nF

Q3NDS335N1

32

U4

ADP130AUJZ-1.5-R7

VIN1

EN3

GND2

VOUT5

NC4

L5 10uH

HOLE6

NC

EA

RT

H1

R486.34KC58

10uF

C12222pFNC

R71.24R

HOLE2

NC

EA

RT

H1

HOLE5

NC

EA

RT

H1

C59

10uF

HOLE3

NC

EA

RT

H1

D7RSX501L-20

R5110K

R630RNC

C54 100nF

D1

SW1500SSP1S1M6QEA

FD2

D30.5A 40V

C926.8nF

FD1

C151uF

R6510K

SW4KT11B2SAM34LFS

R94

0R

R696.34K

FD5

C12

4.7uF

FD3

R1 510

J19

163-0180-EX1234

C75 100nF

FD4

U24

ISL88011IH531Z-TK

RST/MR1

GND2

RST3

CPOR4

VDD5

HOLE4

NC

EA

RT

H1

C876.8nFNC

L9 15uH

Q2 AON7407

D5D6D7D8

S2 S3

G4

S1

FD6

+ C64

330uF

12

C55

100nF

C202.2uF

J23SM02B-BHSS-1-TB(LF)(SN)1 2

3 4

JBT1

CR1225-HOLDER

+1

-3

++

2

FD7

L8 10uHR47100K

U2

SW4

GND3

CTRL5

COMP2

FB1

VIN6

PA

D7

FD8

+ C98

47uF

12

R810K

C192.2uF

C616.8nFNC

R7445.3K

C123

100nF

Vout =0.8(1+Rvcc/Rgnd)

U13

RT8250

VIN2

FB5

BOOT1

EN7

SW3

SS8

EP9

COMP6

GND4

R5022K

C78

10uFC99

10uF

C68

10uF

C656.8nF

R46 0RNC

C10220nF