July 2003

The following document specifies Spansion memory products that are now offered by both AdvancedMicro Devices and Fujitsu. Although the document is marked with the name of the company that orig-inally developed the specification, these products will be offered to customers of both AMD andFujitsu.

Continuity of SpecificationsThere is no change to this datasheet as a result of offering the device as a Spansion product. Anychanges that have been made are the result of normal datasheet improvement and are noted in thedocument revision summary, where supported. Future routine revisions will occur when appropriate,and changes will be noted in a revision summary.

Continuity of Ordering Part NumbersAMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To orderthese products, please use only the Ordering Part Numbers listed in this document.

For More InformationPlease contact your local AMD or Fujitsu sales office for additional information about Spansionmemory solutions.

Am29F040BData Sheet

Publication Number 21445 Revision E Amendment 0 Issue Date November 29, 2000

This Data Sheet states AMD’s current technical specificatSheet may be revised by subsequent versions or modifica

Am29F040B4 Megabit (512 K x 8-Bit)CMOS 5.0 Volt-only, Uniform Sector Flash Memory

DISTINCTIVE CHARACTERISTICS 5.0 V ± 10% for read and write operations

— Minimizes system level power requirements

Manufactured on 0.32 µm process technology

— Compatible with 0.5 µm Am29F040 device

High performance

— Access times as fast as 55 ns

Low power consumption

— 20 mA typical active read current

— 30 mA typical program/erase current

— 1 µA typical standby current (standard access time to active mode)

Flexible sector architecture

— 8 uniform sectors of 64 Kbytes each

— Any combination of sectors can be erased

— Supports full chip erase

— Sector protection:

A hardware method of locking sectors to prevent any program or erase operations within that sector

Embedded Algorithms

— Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors

— Embedded Program algorithm automatically writes and verifies bytes at specified addresses

Minimum 1,000,000 program/erase cycles per sector guaranteed

20-year data retention at 125°C— Reliable operation for the life of the system

Package options

— 32-pin PLCC, TSOP, or PDIP

Compatible with JEDEC standards

— Pinout and software compatible with single-power-supply Flash standard

— Superior inadvertent write protection

Data# Polling and toggle bits

— Provides a software method of detecting program or erase cycle completion

Erase Suspend/Erase Resume

— Suspends a sector erase operation to read data from, or program data to, a non-erasing sector, then resumes the erase operation

ions regarding the Products described herein. This Datations due to changes in technical specifications.

Publication# 21445 Rev: E Amendment/0Issue Date: November 29, 2000

GENERAL DESCRIPTIONThe Am29F040B is a 4 Mbit, 5.0 volt-only Flash mem-ory organized as 524,288 Kbytes of 8 bits each. The512 Kbytes of data are divided into eight sectors of 64Kbytes each for flexible erase capability. The 8 bits ofdata appear on DQ0–DQ7. The Am29F040B is offeredin 32-pin PLCC, TSOP, and PDIP packages. This deviceis designed to be programmed in-system with the stan-dard system 5.0 volt VCC supply. A 12.0 volt VPP is notrequired for write or erase operations. The device canalso be programmed in standard EPROM programmers.

This device is manufactured using AMD’s 0.32 µm pro-cess technology, and offers all the features andbenefits of the Am29F040, which was manufacturedusing 0.5 µm process technology. In addtion, theAm29F040B has a second toggle bit, DQ2, and also of-fers the ability to program in the Erase Suspend mode.

The standard Am29F040B offers access times of 55,70, 90, 120, and 150 ns, allowing high-speed micropro-cessors to operate without wait states. To eliminate buscontention the device has separate chip enable (CE#),write enable (WE#) and output enable (OE#) controls.

The device requires only a single 5.0 volt power sup-ply for both read and write functions. Internallygenerated and regulated voltages are provided for theprogram and erase operations.

The device is entirely command set compatible with theJEDEC single-power-supply Flash standard. Com-mands are written to the command register usingstandard microprocessor write timings. Register con-tents serve as input to an internal state-machine thatcontrols the erase and programming circuitry. Write cy-cles also internally latch addresses and data neededfor the programming and erase operations. Readingdata out of the device is similar to reading from otherFlash or EPROM devices.

Device programming occurs by executing the programcommand sequence. This initiates the EmbeddedProgram algorithm—an internal algorithm that auto-

matically times the program pulse widths and verifiesproper cell margin.

Device erasure occurs by executing the erase com-mand sequence. This initiates the Embedded Erasealgorithm—an internal algorithm that automaticallypreprograms the array (if it is not already programmed)before executing the erase operation. During erase, thedevice automatically times the erase pulse widths andverifies proper cell margin.

The host system can detect whether a program orerase operation is complete by reading the DQ7 (Data#Polling) and DQ6 (toggle) status bits. After a programor erase cycle has been completed, the device is readyto read array data or accept another command.

The sector erase architecture allows memory sectorsto be erased and reprogrammed without affecting thedata contents of other sectors. The device is fullyerased when shipped from the factory.

Hardware data protection measures include a lowVCC detector that automatically inhibits write opera-tions during power transitions. The hardware sectorprotection feature disables both program and eraseoperations in any combination of the sectors of mem-ory. This can be achieved via programming equipment.

The Erase Suspend feature enables the user to puterase on hold for any period of time to read data from,or program data to, any sector that is not selected forerasure. True background erase can thus be achieved.

The system can place the device into the standby mode.Power consumption is greatly reduced in this mode.

AMD’s Flash technology combines years of Flashmemory manufacturing experience to produce thehighest levels of quality, reliability and cost effective-ness. The device electrically erases all bits within asector simultaneously via Fowler-Nordheim tunneling.The data is programmed using hot electron injection.

2 Am29F040B

TABLE OF CONTENTSProduct Selector Guide . . . . . . . . . . . . . . . . . . . . . 4Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 5Pin Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . 6Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 7Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 8

Table 1. Am29F040B Device Bus Operations ...................................8Requirements for Reading Array Data ..................................... 8Writing Commands/Command Sequences .............................. 8Program and Erase Operation Status ...................................... 8Standby Mode .......................................................................... 8Output Disable Mode................................................................ 9

Table 2. Sector Addresses Table ......................................................9Autoselect Mode..................................................................... 10

Table 3. Am29F040B Autoselect Codes (High Voltage Method) .....10Sector Protection/Unprotection............................................... 10Hardware Data Protection ...................................................... 10

Low VCC Write Inhibit ...................................................................... 10Write Pulse “Glitch” Protection ........................................................ 10Logical Inhibit .................................................................................. 10Power-Up Write Inhibit .................................................................... 10

Command Definitions . . . . . . . . . . . . . . . . . . . . . 11Reading Array Data ................................................................ 11Reset Command..................................................................... 11Autoselect Command Sequence ............................................ 11Byte Program Command Sequence....................................... 11

Figure 1. Program Operation ......................................................... 12Chip Erase Command Sequence ........................................... 12Sector Erase Command Sequence ........................................ 12Erase Suspend/Erase Resume Commands........................... 13

Figure 2. Erase Operation.............................................................. 13Command Definitions ............................................................. 14

Table 4. Am29F040B Command Definitions....................................14Write Operation Status . . . . . . . . . . . . . . . . . . . . 15

DQ7: Data# Polling................................................................. 15 Figure 3. Data# Polling Algorithm .................................................. 15

DQ6: Toggle Bit I .................................................................... 16DQ2: Toggle Bit II ................................................................... 16Reading Toggle Bits DQ6/DQ2 .............................................. 16DQ5: Exceeded Timing Limits ................................................ 16DQ3: Sector Erase Timer ....................................................... 17

Figure 4. Toggle Bit Algorithm........................................................ 17Table 5. Write Operation Status.......................................................18

Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 19 Figure 5. Maximum Negative Overshoot Waveform ..................... 19 Figure 6. Maximum Positive Overshoot Waveform....................... 19

Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . 19DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 20

TTL/NMOS Compatible .......................................................... 20CMOS Compatible.................................................................. 20

Test Conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 7. Test Setup..................................................................... 21Table 6. Test Specifications ........................................................... 21

Key to Switching Waveforms. . . . . . . . . . . . . . . . 21AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 22

Read Only Operations ............................................................ 22 Figure 8. Read Operation Timings ................................................ 22

Erase and Program Operations .............................................. 23 Figure 9. Program Operation Timings........................................... 24 Figure 10. Chip/Sector Erase Operation Timings ......................... 24 Figure 11. Data# Polling Timings (During Embedded Algorithms) 25 Figure 12. Toggle Bit Timings (During Embedded Algorithms)..... 25 Figure 13. DQ2 vs. DQ6................................................................ 26

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 27Erase and Program Operations .............................................. 27

Alternate CE# Controlled Writes .................................................... 27 Figure 14. Alternate CE# Controlled Write Operation Timings ..... 28

Erase and Programming Performance . . . . . . . . 29Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 29TSOP Pin Capacitance . . . . . . . . . . . . . . . . . . . . 29PLCC and PDIP Pin Capacitance. . . . . . . . . . . . . 30Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 30Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 31

PD 032—32-Pin Plastic DIP ................................................... 31PL 032—32-Pin Plastic Leaded Chip Carrier ......................... 32TS 032—32-Pin Standard Thin Small Package...................... 33TSR032—32-Pin Reversed Thin Small Outline Package....... 34

Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 35Revision A (May 1997) ........................................................... 35Revision B (January 1998) ..................................................... 35Revision B+1 (January 1998) ................................................. 35Revision B+2 (April 1998)....................................................... 35Revision C (January 1999) ..................................................... 35Revision C+1 (February 1999) ............................................... 35Revision C+2 (May 17, 1999) ................................................. 35Revision D (November 15, 1999) ........................................... 35Revision E (November 29, 2000)............................................ 35

Am29F040B 3

PRODUCT SELECTOR GUIDE

Note: See the “AC Characteristics” section for more information.

BLOCK DIAGRAM

Family Part Number Am29F040B

Speed OptionVCC = 5.0 V ± 5% -55

VCC = 5.0 V ± 10% -70 -90 -120 -150

Max access time, ns (tACC) 55 70 90 120 150

Max CE# access time, ns (tCE) 55 70 90 120 150

Max OE# access time, ns (tOE) 25 30 35 50 55

Erase VoltageGenerator

Y-Gating

Cell MatrixX-Decoder

Y-Decoder

Add

ress

Lat

ch

Chip EnableOutput Enable

Logic

PGM VoltageGenerator

TimerVCC Detector

StateControl

CommandRegister

WE#

CE#OE#

A0–A18

STB

STB

DQ0–DQ7

VCC

VSS

Data Latch

Input/OutputBuffers

4 Am29F040B

CONNECTION DIAGRAMS

VCC

WE#

A17

A14

A13

A8

A9

A11

OE#

A10

CE#

DQ7

DQ6

DQ5

DQ4

DQ3

A18

A16

A15

A12

A7

A6

A5

A4

A3

A2

A1

A0

DQ0

DQ1

DQ2

VSS

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

32

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

PDIP

5

6

7

8

9

10

11

12

13

17 18 19 20161514

29

28

27

26

25

24

23

22

21

1 31 30234 32

A7

A6

A5

A4

A3

A2

A1

A0

DQ0

DQ

1

DQ

2

VS

S

DQ

3

DQ

4

DQ

5

DQ

6

A14

A13

A8

A9

A11

OE#

A10

CE#

DQ7

A12

A15

A16

A18

VC

C

WE

#

A17

PLCC

12345678910111213141516

32313029282726252423222120191817

A11A9A8

A13A14A17

WE#VCCA18A16A15A12

A7A6A5A4

OE#A10CE#DQ7DQ6DQ5DQ4DQ3VSSDQ2DQ1DQ0A0A1A2A3

12345678910111213141516

32313029282726252423222120191817

A11A9A8A13A14A17WE#VCCA18A16A15A12A7A6A5A4

OE#A10CE#DQ7DQ6DQ5DQ4DQ3VSS

DQ2DQ1DQ0

A0A1A2A3

32-Pin Standard TSOP

32-Pin Reverse TSOP

Am29F040B 5

PIN CONFIGURATIONA0–A18 = Address Inputs

DQ0–DQ7 = Data Input/Output

CE# = Chip Enable

WE# = Write Enable

OE# = Output Enable

VSS = Device Ground

VCC = +5.0 V single power supply(see Product Selector Guide for device speed ratings and voltagesupply tolerances)

LOGIC SYMBOL

19

8

DQ0–DQ7

A0–A18

CE#

OE#

WE#

6 Am29F040B

ORDERING INFORMATION

Standard ProductsAMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formedby a combination of the following:

Valid Combinations

Valid Combinations list configurations planned to be sup-ported in volume for this device. Consult the local AMD salesoffice to confirm availability of specific valid combinations andto check on newly released combinations.

Am29F040B -55 E C

TEMPERATURE RANGEC = Commercial (0°C to +70°C)I = Industrial (–40°C to +85°C)E = Extended (–55°C to +125°C)

PACKAGE TYPEP = 32-Pin Plastic DIP (PD 032)J = 32-Pin Rectangular Plastic Leaded Chip Carrier (PL 032)E = 32-Pin Thin Small Outline Package (TSOP) Standard Pinout (TS 032)F = 32-Pin Thin Small Outline Package (TSOP) Reverse Pinout (TSR032)

SPEED OPTIONSee Product Selector Guide and Valid Combinations

DEVICE NUMBER/DESCRIPTIONAm29F040B4 Megabit (512 K x 8-Bit) CMOS 5.0 Volt-only Sector Erase Flash Memory5.0 V Read, Program, and Erase

Valid Combinations VCC Voltage

AM29F040B-55 JC, JI, JE, EC, EI, EE, FC, FI, FE

5.0 V ± 5%

AM29F040B-70

5.0 V ± 10%AM29F040B-90 PC, PI, PE,

JC, JI, JE, EC, EI, EE,FC, FI, FE

AM29F040B-120

AM29F040B-150

Am29F040B 7

DEVICE BUS OPERATIONSThis section describes the requirements and use of thedevice bus operations, which are initiated through theinternal command register. The command register it-self does not occupy any addressable memorylocation. The register is composed of latches that storethe commands, along with the address and data infor-

mation needed to execute the command. The contentsof the register serve as inputs to the internal state ma-chine. The state machine outputs dictate the function ofthe device. The appropriate device bus operationstable lists the inputs and control levels required, and theresulting output. The following subsections describeeach of these operations in further detail.

Table 1. Am29F040B Device Bus Operations

Legend:L = Logic Low = VIL, H = Logic High = VIH, VID = 12.0 ± 0.5 V, X = Don’t Care, DIN = Data In, DOUT = Data Out, AIN = Address In

Note: See the “Sector Protection/Unprotection” section. for more information.

Requirements for Reading Array DataTo read array data from the outputs, the system mustdrive the CE# and OE# pins to VIL. CE# is the powercontrol and selects the device. OE# is the output con-trol and gates array data to the output pins. WE# shouldremain at VIH.

The internal state machine is set for reading array dataupon device power-up, or after a hardware reset. Thisensures that no spurious alteration of the memory con-tent occurs during the power transition. No command isnecessary in this mode to obtain array data. Standardmicroprocessor read cycles that assert valid addresseson the device address inputs produce valid data on thedevice data outputs. The device remains enabled forread access until the command register contents arealtered.

See “Reading Array Data” for more information. Referto the AC Read Operations table for timing specifica-tions and to the Read Operations Timings diagram forthe timing waveforms. ICC1 in the DC Characteristicstable represents the active current specification forreading array data.

Writing Commands/Command SequencesTo write a command or command sequence (which in-cludes programming data to the device and erasingsectors of memory), the system must drive WE# andCE# to VIL, and OE# to VIH.

An erase operation can erase one sector, multiple sec-tors, or the entire device. The Sector Address Tables

indicate the address space that each sector occupies.A “sector address” consists of the address bits requiredto uniquely select a sector. See the “Command Defini-tions” section for details on erasing a sector or theentire chip, or suspending/resuming the eraseoperation.

After the system writes the autoselect command se-quence, the device enters the autoselect mode. Thesystem can then read autoselect codes from the inter-nal register (which is separate from the memory array)on DQ7–DQ0. Standard read cycle timings apply in thismode. Refer to the “Autoselect Mode” and “AutoselectCommand Sequence” sections for more information.

ICC2 in the DC Characteristics table represents the ac-tive current specification for the write mode. The “ACCharacteristics” section contains timing specificationtables and timing diagrams for write operations.

Program and Erase Operation StatusDuring an erase or program operation, the system maycheck the status of the operation by reading the statusbits on DQ7–DQ0. Standard read cycle timings and ICCread specifications apply. Refer to “Write OperationStatus” for more information, and to each AC Charac-teristics section for timing diagrams.

Standby ModeWhen the system is not reading or writing to the device,it can place the device in the standby mode. In thismode, current consumption is greatly reduced, and the

Operation CE# OE# WE# A0–A20 DQ0–DQ7

Read L L H AIN DOUT

Write L H L AIN DIN

CMOS Standby VCC ± 0.5 V X X X High-Z

TTL Standby H X X X High-Z

Output Disable L H H X High-Z

8 Am29F040B

outputs are placed in the high impedance state, inde-pendent of the OE# input.

The device enters the CMOS standby mode when theCE# pin is held at VCC ± 0.5 V. (Note that this is a morerestricted voltage range than VIH.) The device entersthe TTL standby mode when CE# is held at VIH. Thedevice requires the standard access time (tCE) before itis ready to read data.

If the device is deselected during erasure or program-ming, the device draws active current unti l theoperation is completed.

ICC3 in the DC Characteristics tables represents thestandby current specification.

Output Disable ModeWhen the OE# input is at VIH, output from the device isdisabled. The output pins are placed in the high imped-ance state.

Table 2. Sector Addresses Table

Note: All sectors are 64 Kbytes in size.

Sector A18 A17 A16 Address Range

SA0 0 0 0 00000h–0FFFFh

SA1 0 0 1 10000h–1FFFFh

SA2 0 1 0 20000h–2FFFFh

SA3 0 1 1 30000h–3FFFFh

SA4 1 0 0 40000h–4FFFFh

SA5 1 0 1 50000h–5FFFFh

SA6 1 1 0 60000h–6FFFFh

SA7 1 1 1 70000h–7FFFFh

Am29F040B 9

Autoselect ModeThe autoselect mode provides manufacturer and de-vice identification, and sector protection verification,through identifier codes output on DQ7–DQ0. Thismode is primarily intended for programming equipmentto automatically match a device to be programmed withits corresponding programming algorithm. However,the autoselect codes can also be accessed in-systemthrough the command register.

When using programming equipment, the autoselectmode requires VID (11.5 V to 12.5 V) on address pinA9. Address pins A6, A1, and A0 must be as shown inAutoselect Codes (High Voltage Method) table. In addi-tion, when verifying sector protection, the sector

address must appear on the appropriate highest orderaddress bits. Refer to the corresponding Sector Ad-dress Tables. The Command Definitions table showsthe remaining address bits that are don’t care. When allnecessary bits have been set as required, the program-ming equipment may then read the correspondingidentifier code on DQ7–DQ0.

To access the autoselect codes in-system, the hostsystem can issue the autoselect command via thecommand register, as shown in the Command Defini-tions table. This method does not require VID. See“Command Definitions” for details on using the autose-lect mode.

Table 3. Am29F040B Autoselect Codes (High Voltage Method)

Sector Protection/UnprotectionThe hardware sector protection feature disables bothprogram and erase operations in any sector. The hard-ware sector unprotection feature re-enables bothprogram and erase operations in previously protectedsectors.

Sector protection/unprotection must be implementedusing programming equipment. The procedure re-quires a high voltage (VID) on address pin A9 and thecontrol pins. Details on this method are provided in asupplement, publication number 19957. Contact anAMD representative to obtain a copy of the appropriatedocument.

The device is shipped with all sectors unprotected.AMD offers the option of programming and protectingsectors at its factory prior to shipping the devicethrough AMD’s ExpressFlash™ Service. Contact anAMD representative for details.

It is possible to determine whether a sector is protectedor unprotected. See “Autoselect Mode” for details.

Hardware Data ProtectionThe command sequence requirement of unlock cyclesfor programming or erasing provides data protectionagainst inadvertent writes (refer to the Command Defi-nitions table). In addition, the following hardware dataprotection measures prevent accidental erasure or pro-

gramming, which might otherwise be caused byspurious system level signals during VCC power-up andpower-down transitions, or from system noise.

Low VCC Write Inhibit

When VCC is less than VLKO, the device does not ac-cept any write cycles. This protects data during VCCpower-up and power-down. The command register andall internal program/erase circuits are disabled, and thedevice resets. Subsequent writes are ignored until VCCis greater than VLKO. The system must provide theproper signals to the control pins to prevent uninten-tional writes when VCC is greater than VLKO.

Write Pulse “Glitch” Protection

Noise pulses of less than 5 ns (typical) on OE#, CE# orWE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# =VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,CE# and WE# must be a logical zero while OE# is alogical one.

Power-Up Write Inhibit

If WE# = CE# = VIL and OE# = VIH during power up, thedevice does not accept commands on the rising edgeof WE#. The internal state machine is automaticallyreset to reading array data on power-up.

Description A18–A16 A15–A10 A9 A8–A7 A6 A5–A2 A1 A0Identifier Code on

DQ7-DQ0

Manufacturer ID: AMD X X VID X VIL X VIL VIL 01h

Device ID: Am29F040B X X VID X VIL X VIL VIH A4h

Sector Protection Verification

Sector Address

X VID X VIL X VIH VIL

01h (protected)

00h (unprotected)

10 Am29F040B

COMMAND DEFINITIONSWriting specific address and data commands or se-quences into the command register initiates deviceoperations. The Command Definitions table defines thevalid register command sequences. Writing incorrectaddress and data values or writing them in the im-proper sequence resets the device to reading arraydata.

All addresses are latched on the falling edge of WE# orCE#, whichever happens later. All data is latched onthe rising edge of WE# or CE#, whichever happensfirst. Refer to the appropriate timing diagrams in the“AC Characteristics” section.

Reading Array DataThe device is automatically set to reading array dataafter device power-up. No commands are required toretrieve data. The device is also ready to read arraydata after completing an Embedded Program or Em-bedded Erase algorithm.

After the device accepts an Erase Suspend command,the device enters the Erase Suspend mode. The sys-tem can read array data using the standard readtimings, except that if it reads at an address withinerase-suspended sectors, the device outputs statusdata. After completing a programming operation in theErase Suspend mode, the system may once againread array data with the same exception. See “EraseSuspend/Erase Resume Commands” for more infor-mation on this mode.

The system must issue the reset command to re-en-able the device for reading array data if DQ5 goes high,or while in the autoselect mode. See the “Reset Com-mand” section, next.

See also “Requirements for Reading Array Data” in the“Device Bus Operations” section for more information.The Read Operations table provides the read parame-ters, and Read Operation Timings diagram shows thetiming diagram.

Reset CommandWriting the reset command to the device resets the de-vice to reading array data. Address bits are don’t carefor this command.

The reset command may be written between the se-quence cycles in an erase command sequence beforeerasing begins. This resets the device to reading arraydata. Once erasure begins, however, the device ig-nores reset commands until the operation is complete.

The reset command may be written between the se-quence cycles in a program command sequencebefore programming begins. This resets the device toreading array data (also applies to programming inErase Suspend mode). Once programming begins,

however, the device ignores reset commands until theoperation is complete.

The reset command may be written between the se-quence cycles in an autoselect command sequence.Once in the autoselect mode, the reset command mustbe written to return to reading array data (also appliesto autoselect during Erase Suspend).

If DQ5 goes high during a program or erase operation,writing the reset command returns the device to read-ing array data (also applies during Erase Suspend).

Autoselect Command SequenceThe autoselect command sequence allows the hostsystem to access the manufacturer and devices codes,and determine whether or not a sector is protected.The Command Definitions table shows the addressand data requirements. This method is an alternative tothat shown in the Autoselect Codes (High VoltageMethod) table, which is intended for PROM program-mers and requires VID on address bit A9.

The autoselect command sequence is initiated by writ-ing two unlock cycles, followed by the autoselectcommand. The device then enters the autoselectmode, and the system may read at any address anynumber of times, without initiating another commandsequence.

A read cycle at address XX00h or retrieves the manu-facturer code. A read cycle at address XX01h returnsthe device code. A read cycle containing a sector ad-dress (SA) and the address 02h in returns 01h if thatsector is protected, or 00h if it is unprotected. Refer tothe Sector Address tables for valid sector addresses.

The system must write the reset command to exit theautoselect mode and return to reading array data.

Byte Program Command SequenceProgramming is a four-bus-cycle operation. The pro-gram command sequence is initiated by writing twounlock write cycles, followed by the program set-upcommand. The program address and data are writtennext, which in turn initiate the Embedded Program al-gorithm. The system is not required to provide furthercontrols or timings. The device automatically providesinternally generated program pulses and verify the pro-grammed cell margin. The Command Definitions takeshows the address and data requirements for the byteprogram command sequence.

When the Embedded Program algorithm is complete,the device then returns to reading array data and ad-dresses are no longer latched. The system candetermine the status of the program operation by usingDQ7 or DQ6. See “Write Operation Status” for informa-tion on these status bits.

Am29F040B 11

Any commands written to the device during the Em-bedded Program Algorithm are ignored.

Programming is allowed in any sequence and acrosssector boundaries. A bit cannot be programmedfrom a “0” back to a “1”. Attempting to do so may haltthe operation and set DQ5 to “1”, or cause the Data#Polling algorithm to indicate the operation was suc-cessful. However, a succeeding read will show that thedata is still “0”. Only erase operations can convert a “0”to a “1”.

Note: See the appropriate Command Definitions table for program command sequence.

Figure 1. Program Operation

Chip Erase Command SequenceChip erase is a six-bus-cycle operation. The chip erasecommand sequence is initiated by writing two unlockcycles, followed by a set-up command. Two additionalunlock write cycles are then followed by the chip erasecommand, which in turn invokes the Embedded Erasealgorithm. The device does not require the system topreprogram prior to erase. The Embedded Erase algo-

rithm automatically preprograms and verifies the entirememory for an all zero data pattern prior to electricalerase. The system is not required to provide any con-trols or timings during these operations. The CommandDefinitions table shows the address and data require-ments for the chip erase command sequence.

Any commands written to the chip during the Embed-ded Erase algorithm are ignored.

The system can determine the status of the erase op-eration by using DQ7, DQ6, or DQ2. See “WriteOperation Status” for information on these status bits.When the Embedded Erase algorithm is complete, thedevice returns to reading array data and addresses areno longer latched.

Figure 2 illustrates the algorithm for the erase opera-tion. See the Erase/Program Operations tables in “ACCharacteristics” for parameters, and to the Chip/SectorErase Operation Timings for timing waveforms.

Sector Erase Command SequenceSector erase is a six bus cycle operation. The sectorerase command sequence is initiated by writing two un-lock cycles, followed by a set-up command. Twoadditional unlock write cycles are then followed by theaddress of the sector to be erased, and the sectorerase command. The Command Definitions tableshows the address and data requirements for the sec-tor erase command sequence.

The device does not require the system to preprogramthe memory prior to erase. The Embedded Erase algo-rithm automatically programs and verifies the sector foran all zero data pattern prior to electrical erase. Thesystem is not required to provide any controls or tim-ings during these operations.

After the command sequence is written, a sector erasetime-out of 50 µs begins. During the time-out period,additional sector addresses and sector erase com-mands may be written. Loading the sector erase buffermay be done in any sequence, and the number of sec-tors may be from one sector to all sectors. The timebetween these additional cycles must be less than 50µs, otherwise the last address and command might notbe accepted, and erasure may begin. It is recom-mended that processor interrupts be disabled duringthis time to ensure all commands are accepted. The in-terrupts can be re-enabled after the last Sector Erasecommand is written. If the time between additional sec-tor erase commands can be assumed to be less than50 µs, the system need not monitor DQ3. Any com-mand other than Sector Erase or Erase Suspendduring the time-out period resets the device toreading array data. The system must rewrite the com-mand sequence and any additional sector addressesand commands.

START

Write ProgramCommand Sequence

Data Poll from System

Verify Data?No

Yes

Last Address?No

Yes

Programming Completed

Increment Address

EmbeddedProgram

algorithm in progress

12 Am29F040B

The system can monitor DQ3 to determine if the sectorerase timer has timed out. (See the “DQ3: Sector EraseTimer” section.) The time-out begins from the risingedge of the final WE# pulse in the command sequence.

Once the sector erase operation has begun, only theErase Suspend command is valid. All other commandsare ignored.

When the Embedded Erase algorithm is complete, thedevice returns to reading array data and addresses areno longer latched. The system can determine the sta-tus of the erase operation by using DQ7, DQ6, or DQ2.Refer to “Write Operation Status” for information onthese status bits.

Figure 2 illustrates the algorithm for the erase opera-tion. Refer to the Erase/Program Operations tables inthe “AC Characteristics” section for parameters, and tothe Sector Erase Operations Timing diagram for timingwaveforms.

Erase Suspend/Erase Resume CommandsThe Erase Suspend command allows the system to in-terrupt a sector erase operation and then read datafrom, or program data to, any sector not selected forerasure. This command is valid only during the sectorerase operation, including the 50 µs time-out periodduring the sector erase command sequence. TheErase Suspend command is ignored if written duringthe chip erase operation or Embedded Program algo-rithm. Writing the Erase Suspend command during theSector Erase time-out immediately terminates thetime-out period and suspends the erase operation. Ad-dresses are “don’t-cares” when writing the EraseSuspend command.

When the Erase Suspend command is written during asector erase operation, the device requires a maximumof 20 µs to suspend the erase operation. However,when the Erase Suspend command is written duringthe sector erase time-out, the device immediately ter-minates the time-out period and suspends the eraseoperation.

After the erase operation has been suspended, thesystem can read array data from or program data toany sector not selected for erasure. (The device “erasesuspends” all sectors selected for erasure.) Normalread and write timings and command definitions apply.Reading at any address within erase-suspended sec-tors produces status data on DQ7–DQ0. The systemcan use DQ7, or DQ6 and DQ2 together, to determineif a sector is actively erasing or is erase-suspended.See “Write Operation Status” for information on thesestatus bits.

After an erase-suspended program operation is com-plete, the system can once again read array data within

non-suspended sectors. The system can determinethe status of the program operation using the DQ7 orDQ6 status bits, just as in the standard program oper-ation. See “Wr ite Operat ion Status” for moreinformation.

The system may also write the autoselect commandsequence when the device is in the Erase Suspendmode. The device allows reading autoselect codeseven at addresses within erasing sectors, since thecodes are not stored in the memory array. When thedevice exits the autoselect mode, the device reverts tothe Erase Suspend mode, and is ready for anothervalid operation. See “Autoselect Command Sequence”for more information.

The system must write the Erase Resume command(address bits are “don’t care”) to exit the erase suspendmode and continue the sector erase operation. Furtherwrites of the Resume command are ignored. AnotherErase Suspend command can be written after the de-vice has resumed erasing.

Notes:1. See the appropriate Command Definitions table for erase

command sequence.

2. See “DQ3: Sector Erase Timer” for more information.

Figure 2. Erase Operation

START

Write Erase Command Sequence

Data Poll from System

Data = FFh?No

Yes

Erasure Completed

Embedded Erasealgorithmin progress

Am29F040B 13

Command DefinitionsTable 4. Am29F040B Command Definitions

Legend:

X = Don’t care

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of WE# or CE# pulse, whichever happens first.

SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits A18–A16 select a unique sector.

Notes:1. See Table 1 for description of bus operations.

2. All values are in hexadecimal.

3. Except when reading array or autoselect data, all bus cycles are write operations.

4. Address bits A18–A11 are don’t cares for unlock and command cycles, unless SA or PA required.

5. No unlock or command cycles required when reading array data.

6. The Reset command is required to return to reading array data when device is in the autoselect mode, or if DQ5 goes high (while the device is providing status data).

7. The fourth cycle of the autoselect command sequence is a read cycle.

8. The data is 00h for an unprotected sector and 01h for a protected sector.See “Autoselect Command Sequence” for more information.

9. The system may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.

10. The Erase Resume command is valid only during the Erase Suspend mode.

CommandSequence(Note 1) C

ycle

s

Bus Cycles (Notes 2–4)

First Second Third Fourth Fifth Sixth

Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data

Read (Note 5) 1 RA RD

Reset (Note 6) 1 XXX F0

Autoselect (Note 7)

Manufacturer ID 4 555 AA 2AA 55 555 90 X00 01

Device ID 4 555 AA 2AA 55 555 90 X01 A4

Sector Protect Verify (Note 8)

4 555 AA 2AA 55 555 90SAX02

00

01

Program 4 555 AA 2AA 55 555 A0 PA PD

Chip Erase 6 555 AA 2AA 55 555 80 555 AA 2AA 55 555 10

Sector Erase 6 555 AA 2AA 55 555 80 555 AA 2AA 55 SA 30

Erase Suspend (Note 9) 1 XXX B0

Erase Resume (Note 10) 1 XXX 30

14 Am29F040B

WRITE OPERATION STATUSThe device provides several bits to determine the sta-tus of a write operation: DQ2, DQ3, DQ5, DQ6, andDQ7. Table 5 and the following subsections describethe functions of these bits. DQ7 and DQ6 each offer amethod for determining whether a program or eraseoperation is complete or in progress. These three bitsare discussed first.

DQ7: Data# PollingThe Data# Polling bit, DQ7, indicates to the host sys-tem whether an Embedded Algorithm is in progress orcompleted, or whether the device is in Erase Suspend.Data# Polling is valid after the rising edge of the finalWE# pulse in the program or erase commandsequence.

During the Embedded Program algorithm, the deviceoutputs on DQ7 the complement of the datum pro-grammed to DQ7. This DQ7 status also applies toprogramming during Erase Suspend. When the Em-bedded Program algorithm is complete, the deviceoutputs the datum programmed to DQ7. The systemmust provide the program address to read valid statusinformation on DQ7. If a program address falls within aprotected sector, Data# Polling on DQ7 is active for ap-proximately 2 µs, then the device returns to readingarray data.

During the Embedded Erase algorithm, Data# Pollingproduces a “0” on DQ7. When the Embedded Erase al-gorithm is complete, or if the device enters the EraseSuspend mode, Data# Polling produces a “1” on DQ7.This is analogous to the complement/true datum outputdescribed for the Embedded Program algorithm: theerase function changes all the bits in a sector to “1”;prior to this, the device outputs the “complement,” or“0.” The system must provide an address within any ofthe sectors selected for erasure to read valid status in-formation on DQ7.

After an erase command sequence is written, if all sec-tors selected for erasing are protected, Data# Pollingon DQ7 is active for approximately 100 µs, then the de-vice returns to reading array data. If not all selectedsectors are protected, the Embedded Erase algorithmerases the unprotected sectors, and ignores the se-lected sectors that are protected.

When the system detects DQ7 has changed from thecomplement to true data, it can read valid data atDQ7–DQ0 on the following read cycles. This is be-cause DQ7 may change asynchronously withDQ0–DQ6 while Output Enable (OE#) is asserted low.The Data# Polling Timings (During Embedded Algo-

rithms) figure in the “AC Characteristics” sectionillustrates this.

Table 5 shows the outputs for Data# Polling on DQ7.Figure 3 shows the Data# Polling algorithm.

DQ7 = Data? Yes

No

No

DQ5 = 1?No

Yes

Yes

FAIL PASS

Read DQ7–DQ0Addr = VA

Read DQ7–DQ0Addr = VA

DQ7 = Data?

START

Notes:1. VA = Valid address for programming. During a sector

erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address.

2. DQ7 should be rechecked even if DQ5 = “1” because DQ7 may change simultaneously with DQ5.

Figure 3. Data# Polling Algorithm

Am29F040B 15

DQ6: Toggle Bit IToggle Bit I on DQ6 indicates whether an EmbeddedProgram or Erase algorithm is in progress or complete,or whether the device has entered the Erase Suspendmode. Toggle Bit I may be read at any address, and isvalid after the rising edge of the final WE# pulse in thecommand sequence (prior to the program or erase op-eration), and during the sector erase time-out.

During an Embedded Program or Erase algorithm op-eration, successive read cycles to any address causeDQ6 to toggle. (The system may use either OE# orCE# to control the read cycles.) When the operation iscomplete, DQ6 stops toggling.

After an erase command sequence is written, if all sec-tors selected for erasing are protected, DQ6 toggles forapproximately 100 µs, then returns to reading arraydata. If not all selected sectors are protected, the Em-bedded Erase algorithm erases the unprotectedsectors, and ignores the selected sectors that areprotected.

The system can use DQ6 and DQ2 together to deter-mine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is,the Embedded Erase algorithm is in progress), DQ6toggles. When the device enters the Erase Suspendmode, DQ6 stops toggling. However, the system mustalso use DQ2 to determine which sectors are erasingor erase-suspended. Alternatively, the system can useDQ7 (see the subsection on “DQ7: Data# Polling”).

If a program address falls within a protected sector,DQ6 toggles for approximately 2 µs after the programcommand sequence is written, then returns to readingarray data.

DQ6 also toggles during the erase-suspend-programmode, and stops toggling once the Embedded Pro-gram algorithm is complete.

The Write Operation Status table shows the outputs forToggle Bit I on DQ6. Refer to Figure 4 for the toggle bitalgorithm, and to the Toggle Bit Timings figure in the“AC Characteristics” section for the timing diagram.The DQ2 vs. DQ6 figure shows the differences be-tween DQ2 and DQ6 in graphical form. See also thesubsection on “DQ2: Toggle Bit II”.

DQ2: Toggle Bit IIThe “Toggle Bit II” on DQ2, when used with DQ6, indi-cates whether a particular sector is actively erasing(that is, the Embedded Erase algorithm is in progress),or whether that sector is erase-suspended. Toggle BitII is valid after the rising edge of the final WE# pulse inthe command sequence.

DQ2 toggles when the system reads at addresseswithin those sectors that have been selected for era-

sure. (The system may use either OE# or CE# tocontrol the read cycles.) But DQ2 cannot distinguishwhether the sector is actively erasing or is erase-sus-pended. DQ6, by comparison, indicates whether thedevice is actively erasing, or is in Erase Suspend, butcannot distinguish which sectors are selected for era-sure. Thus, both status bits are required for sector andmode information. Refer to Table 5 to compare outputsfor DQ2 and DQ6.

Figure 4 shows the toggle bit algorithm in flowchartform, and the section “DQ2: Toggle Bit II” explains thealgorithm. See also the “DQ6: Toggle Bit I” subsection.Refer to the Toggle Bit Timings figure for the toggle bittiming diagram. The DQ2 vs. DQ6 figure shows the dif-ferences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2Refer to Figure 4 for the following discussion. When-ever the system initially begins reading toggle bitstatus, it must read DQ7–DQ0 at least twice in a row todetermine whether a toggle bit is toggling. Typically, asystem would note and store the value of the toggle bitafter the first read. After the second read, the systemwould compare the new value of the toggle bit with thefirst. If the toggle bit is not toggling, the device has com-pleted the program or erase operation. The system canread array data on DQ7–DQ0 on the following readcycle.

However, if after the initial two read cycles, the systemdetermines that the toggle bit is still toggling, the sys-tem also should note whether the value of DQ5 is high(see the section on DQ5). If it is, the system shouldthen determine again whether the toggle bit is toggling,since the toggle bit may have stopped toggling just asDQ5 went high. If the toggle bit is no longer toggling,the device has successfully completed the program orerase operation. If it is still toggling, the device did notcomplete the operation successfully, and the systemmust write the reset command to return to readingarray data.

The remaining scenario is that the system initially de-termines that the toggle bit is toggling and DQ5 has notgone high. The system may continue to monitor thetoggle bit and DQ5 through successive read cycles, de-termining the status as described in the previousparagraph. Alternatively, it may choose to performother system tasks. In this case, the system must startat the beginning of the algorithm when it returns to de-termine the status of the operation (top of Figure 4).

DQ5: Exceeded Timing LimitsDQ5 indicates whether the program or erase time hasexceeded a specified internal pulse count limit. Underthese conditions DQ5 produces a “1.” This is a failurecondition that indicates the program or erase cycle wasnot successfully completed.

16 Am29F040B

The DQ5 failure condition may appear if the systemtries to program a “1” to a location that is previously pro-grammed to “0.” Only an erase operation can changea “0” back to a “1.” Under this condition, the devicehalts the operation, and when the operation has ex-ceeded the timing limits, DQ5 produces a “1.”

Under both these conditions, the system must issue thereset command to return the device to reading arraydata.

DQ3: Sector Erase TimerAfter writing a sector erase command sequence, thesystem may read DQ3 to determine whether or not anerase operation has begun. (The sector erase timerdoes not apply to the chip erase command.) If addi-tional sectors are selected for erasure, the entire time-out also applies after each additional sector erase com-mand. When the time-out is complete, DQ3 switchesfrom “0” to “1.” The system may ignore DQ3 if the sys-tem can guarantee that the time between additionalsector erase commands will always be less than 50 µs.See also the “Sector Erase Command Sequence”section.

After the sector erase command sequence is written,the system should read the status on DQ7 (Data# Poll-ing) or DQ6 (Toggle Bit I) to ensure the device hasaccepted the command sequence, and then read DQ3.If DQ3 is “1”, the internally controlled erase cycle hasbegun; all further commands (other than Erase Sus-pend) are ignored until the erase operation is complete.If DQ3 is “0”, the device will accept additional sectorerase commands. To ensure the command has beenaccepted, the system software should check the statusof DQ3 prior to and following each subsequent sectorerase command. If DQ3 is high on the second statuscheck, the last command might not have been ac-cepted. Table 5 shows the outputs for DQ3.

START

No

Yes

Yes

DQ5 = 1?No

Yes

Toggle Bit = Toggle?

No

Program/EraseOperation Not

Complete, Write Reset Command

Program/EraseOperation Complete

Read DQ7–DQ0

Toggle Bit = Toggle?

Read DQ7–DQ0Twice

Read DQ7–DQ0

Notes:1. Read toggle bit twice to determine whether or not it is

toggling. See text.

2. Recheck toggle bit because it may stop toggling as DQ5 changes to “1”. See text.

Figure 4. Toggle Bit Algorithm

(Notes1, 2)

Note 1

Am29F040B 17

Table 5. Write Operation Status

Notes:1. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.

2. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. See “DQ5: Exceeded Timing Limits” for more information.

OperationDQ7

(Note 1) DQ6DQ5

(Note 2) DQ3DQ2

(Note 1)

Standard Mode

Embedded Program Algorithm DQ7# Toggle 0 N/A No toggle

Embedded Erase Algorithm 0 Toggle 0 1 Toggle

Erase Suspend Mode

Reading within Erase Suspended Sector

1 No toggle 0 N/A Toggle

Reading within Non-Erase Suspended Sector

Data Data Data Data Data

Erase-Suspend-Program DQ7# Toggle 0 N/A N/A

18 Am29F040B

ABSOLUTE MAXIMUM RATINGSStorage TemperaturePlastic Packages . . . . . . . . . . . . . . . –65°C to +125°C

Ambient Temperaturewith Power Applied. . . . . . . . . . . . . . –55°C to +125°C

Voltage with Respect to Ground

VCC (Note 1) . . . . . . . . . . . . . . . . .–2.0 V to 7.0 V

A9, OE# (Note 2) . . . . . . . . . . . . . –2.0 V to 12.5 V

All other pins (Note 1) . . . . . . . . . . –2.0 V to 7.0 V

Output Short Circuit Current (Note 3) . . . . . . 200 mA

Notes:1. Minimum DC voltage on input or I/O pins is –0.5 V. During

voltage transitions, inputs may undershoot VSS to –2.0 Vfor periods of up to 20 ns. See Figure 5. Maximum DCvoltage on input and I/O pins is VCC + 0.5 V. Duringvoltage transitions, input and I/O pins may overshoot toVCC + 2.0 V for periods up to 20 ns. See Figure 6.

2. Minimum DC input voltage on A9 pin is –0.5 V. Duringvoltage transitions, A9 and OE# may undershoot VSS to–2.0 V for periods of up to 20 ns. See Figure 5. MaximumDC input voltage on A9 and OE# is 12.5 V which mayovershoot to 13.5 V for periods up to 20 ns.

3. No more than one output shorted to ground at a time.Duration of the short circuit should not be greater thanone second.

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the op-erational sections of this specification is not implied. Expo-sure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGESCommercial (C) Devices

Ambient Temperature (TA) . . . . . . . . . . . 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (TA) . . . . . . . . . –40°C to +85°C

Extended (E) Devices

Ambient Temperature (TA) . . . . . . . . –55°C to +125°C

VCC Supply Voltages

VCC for ± 5% devices . . . . . . . . . . .+4.75 V to +5.25 V

VCC for ± 10% devices . . . . . . . . . . . .+4.5 V to +5.5 V

Operating ranges define those limits between which thefunctionality of the device is guaranteed.

20 ns

20 ns

+0.8 V

–0.5 V

20 ns

–2.0 V

Figure 5. Maximum Negative Overshoot Waveform

20 ns

20 ns

VCC+2.0 V

VCC+0.5 V

20 ns

2.0 V

Figure 6. Maximum Positive Overshoot Waveform

Am29F040B 19

DC CHARACTERISTICS

TTL/NMOS Compatible

CMOS Compatible

Notes for DC Characteristics (both tables):

1. The ICC current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is less than 2 mA/MHz, with OE# at VIH.

2. Maximum ICC specifications are tested with VCC = VCCmax.

3. ICC active while Embedded Algorithm (program or erase) is in progress.

4. Not 100% tested.

5. For CMOS mode only, ICC3 = 20 µA max at extended temperatures (> +85°C).

Parameter Symbol Parameter Description Test Description Min Typ Max Unit

ILI Input Load Current VIN = VSS to VCC, VCC = VCC Max ±1.0 µA

ILIT A9 Input Load Current VCC = VCC Max, A9 = 12.5 V 50 µA

ILO Output Leakage Current VOUT = VSS to VCC, VCC = VCC Max ±1.0 µA

ICC1 VCC Active Read Current (Notes 1, 2) CE# = VIL, OE# = VIH 20 30 mA

ICC2VCC Active Write (Program/Erase) Current (Notes 2, 3, 4)

CE# = VIL, OE# = VIH 30 40 mA

ICC3 VCC Standby Current (Note 2) CE# = VIH 0.4 1.0 mA

VIL Input Low Level –0.5 0.8 V

VIH Input High Level 2.0 VCC + 0.5 V

VIDVoltage for Autoselect and Sector Protect

VCC = 5.25 V 10.5 12.5 V

VOL Output Low Voltage IOL = 12 mA, VCC = VCC Min 0.45 V

VOH Output High Voltage IOH = –2.5 mA, VCC = VCC Min 2.4 V

VLKO Low VCC Lock-Out Voltage 3.2 4.2 V

Parameter Symbol Parameter Description Test Description Min Typ Max Unit

ILI Input Load Current VIN = VSS to VCC, VCC = VCC Max ±1.0 µA

ILIT A9 Input Load Current VCC = VCC Max, A9 = 12.5 V 50 µA

ILO Output Leakage Current VOUT = VSS to VCC, VCC = VCC Max ±1.0 µA

ICC1VCC Active Read Current(Notes 1, 2)

CE# = VIL, OE# = VIH 20 30 mA

ICC2VCC Active Program/Erase Current (Notes 2, 3, 4)

CE# = VIL, OE# = VIH 30 40 mA

ICC3 VCC Standby Current (Notes 2, 5) CE# = VCC ± 0.5 V 1 5 µA

VIL Input Low Level –0.5 0.8 V

VIH Input High Level 0.7 x VCC VCC + 0.3 V

VIDVoltage for Autoselect and Sector Protect

VCC = 5.25 V 10.5 12.5 V

VOL Output Low Voltage IOL = 12.0 mA, VCC = VCC Min 0.45 V

VOH1 Output High Voltage IOH = –2.5 mA, VCC = VCC Min 0.85 VCC V

VOH2 IOH = –100 µA, VCC = VCC Min VCC –0.4 V

VLKO Low VCC Lock-out Voltage 3.2 4.2 V

20 Am29F040B

TEST CONDITIONSTable 6. Test Specifications

KEY TO SWITCHING WAVEFORMS

2.7 kΩ

CL 6.2 kΩ

5.0 V

DeviceUnderTest

Figure 7. Test Setup

Note: Diodes are IN3064 or equivalent

Test Condition -55 All others Unit

Output Load 1 TTL gate

Output Load Capacitance, CL(including jig capacitance)

30 100 pF

Input Rise and Fall Times 5 20 ns

Input Pulse Levels 0.0–3.0 0.45–2.4 V

Input timing measurement reference levels

1.5 0.8, 2.0 V

Output timing measurement reference levels

1.5 0.8, 2.0 V

WAVEFORM INPUTS OUTPUTS

Steady

Changing from H to L

Changing from L to H

Don’t Care, Any Change Permitted Changing, State Unknown

Does Not Apply Center Line is High Impedance State (High Z)

Am29F040B 21

AC CHARACTERISTICS

Read Only Operations

Notes:1. See Figure 7 and Table 6 for test conditions.

2. Output driver disable time.

3. Not 100% tested.

Parameter Symbols

Description Test Setup

Speed Options (Note 1)

UnitJEDEC Std -55 -70 -90 -120 -150

tAVAV tRC Read Cycle Time (Note 3) Min 55 70 90 120 150 ns

tAVQV tACC Address to Output DelayCE# = VIL, OE# = VIL

Max 55 70 90 120 150 ns

tELQV tCE Chip Enable to Output Delay OE# = VIL Max 55 70 90 120 150 ns

tGLQV tOE Output Enable to Output Delay Max 30 30 35 50 55 ns

tOEHOutput Enable Hold Time (Note 3)

Read Min 0 0 0 0 0 ns

Toggle and Data# Polling

Min 10 10 10 10 10 ns

tEHQZ tDFChip Enable to Output High Z(Notes 2, 3)

Max 18 20 20 30 35 ns

tGHQZ tDFOutput Enable to Output High Z (Notes 2, 3)

18 20 20 30 35 ns

tAXQX tOHOutput Hold Time from Addresses, CE# or OE#, Whichever Occurs First

Min 0 0 0 0 0 ns

tCE

Outputs

WE#

Addresses

CE#

OE#

HIGH ZOutput Valid

HIGH Z

Addresses Stable

tRC

tACC

tOEH

tOE

0 V

tDF

tOH

Figure 8. Read Operation Timings

22 Am29F040B

AC CHARACTERISTICS

Erase and Program Operations

Notes:1. Not 100% tested.

2. See the “Erase and Programming Performance” section for more information.

Parameter Symbols

Description

Speed Options

UnitJEDEC Std -55 -70 -90 -120 -150

tAVAV tWC Write Cycle Time (Note 1) Min 55 70 90 120 150 ns

tAVWL tAS Address Setup Time Min 0 ns

tWLAX tAH Address Hold Time Min 40 45 45 50 50 ns

tDVWH tDS Data Setup Time Min 25 30 45 50 50 ns

tWHDX tDH Data Hold Time Min 0 ns

tOES Output Enable Setup Time Min 0 ns

tGHWL tGHWLRead Recover Time Before Write (OE# high to WE# low)

Min 0 ns

tELWL tCS CE# Setup Time Min 0 ns

tWHEH tCH CE# Hold Time Min 0 ns

tWLWH tWP Write Pulse Width Min 30 35 45 50 50 ns

tWHWL tWPH Write Pulse Width High Min 20 ns

tWHWH1 tWHWH1Byte Programming Operation(Note 2)

Typ 7 µs

tWHWH2 tWHWH2Sector Erase Operation (Note 2)

Typ 1 sec

tVCS VCC Set Up Time (Note 1) Min 50 µs

Am29F040B 23

AC CHARACTERISTICS

OE#

WE#

CE#

VCC

Data

Addresses

tDS

tAH

tDH

tWP

PD

tWHWH1

tWC tAS

tWPH

tVCS

555h PA PA

Read Status Data (last two cycles)

A0h

tCS

Status DOUT

Program Command Sequence (last two cycles)

tCH

PA

Note: PA = program address, PD = program data, DOUT is the true data at the program address.

Figure 9. Program Operation Timings

OE#

CE#

Addresses

VCC

WE#

Data

2AAh SA

tAH

tWP

tWC tAS

tWPH

555h for chip erase

10 for Chip Erase

30h

tDS

tVCS

tCS

tDH

55h

tCH

InProgress Complete

tWHWH2

VAVA

Erase Command Sequence (last two cycles) Read Status Data

Note: SA = Sector Address. VA = Valid Address for reading status data.

Figure 10. Chip/Sector Erase Operation Timings

24 Am29F040B

AC CHARACTERISTICS

WE#

CE#

OE#

High Z

tOE

High Z

DQ7

DQ0–DQ6

Complement True

Addresses VA

tOEH

tCE

tCH

tOH

tDF

VA VA

Status Data

Complement

Status Data True

Valid Data

Valid Data

tACC

tRC

Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle .

Figure 11. Data# Polling Timings (During Embedded Algorithms)

WE#

CE#

OE#

High Z

tOE

DQ6/DQ2

Addresses VA

tOEH

tCE

tCH

tOH

tDF

VA VA

tACC

tRC

Valid DataValid StatusValid Status

(first read) (second read) (stops toggling)

Valid Status

VA

Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 12. Toggle Bit Timings (During Embedded Algorithms)

Am29F040B 25

AC CHARACTERISTICS

Note: Both DQ6 and DQ2 toggle with OE# or CE#. See the text on DQ6 and DQ2 in the section “Write Operation Status” for more information.

Figure 13. DQ2 vs. DQ6

Enter

Erase

Erase

Erase

Enter EraseSuspend Program

Erase SuspendRead

Erase SuspendRead

EraseWE#

DQ6

DQ2DQ2 and DQ6 toggle with OE# and CE#

EraseComplete

EraseSuspend

SuspendProgram

ResumeEmbedded

Erasing

26 Am29F040B

AC CHARACTERISTICS

Erase and Program OperationsAlternate CE# Controlled Writes

Notes:1. Not 100% tested.

2. See the “Erase and Programming Performance” section for more information.

Parameter Symbols

Description

Speed Options

UnitJEDEC Std -55 -70 -90 -120 -150

tAVAV tWC Write Cycle Time (Note 1) Min 55 70 90 120 150 ns

tAVEL tAS Address Setup Time Min 0 ns

tELAX tAH Address Hold Time Min 40 45 45 50 50 ns

tDVEH tDS Data Setup Time Min 25 30 45 50 50 ns

tEHDX tDH Data Hold Time Min 0 ns

tGHEL tGHEL Read Recover Time Before Write Min 0 ns

tWLEL tWS CE# Setup Time Min 0 ns

tEHWH tWH CE# Hold Time Min 0 ns

tELEH tCP Write Pulse Width Min 30 35 45 50 50 ns

tEHEL tCPH Write Pulse Width High Min 20 20 20 20 20 ns

tWHWH1 tWHWH1Byte Programming Operation(Note 2)

Typ 7 µs

tWHWH2 tWHWH2Sector Erase Operation(Note 2)

Typ 1 sec

Am29F040B 27

AC CHARACTERISTICS

tGHEL

tWS

OE#

CE#

WE#

tDS

Data

tAH

Addresses

tDH

tCP

DQ7# DOUT

tWC tAS

tCPH

PA

Data# Polling

A0 for program55 for erase

tRH

tWHWH1 or 2

tWH

PD for program30 for sector erase10 for chip erase

555 for program2AA for erase

PA for programSA for sector erase555 for chip erase

tBUSY

Notes: 1. PA = Program Address, PD = Program Data, SA = Sector Address, DQ7# = Complement of Data Input, DOUT = Array Data.

2. Figure indicates the last two bus cycles of the command sequence.

Figure 14. Alternate CE# Controlled Write Operation Timings

28 Am29F040B

ERASE AND PROGRAMMING PERFORMANCE

Notes:1. Typical program and erase times assume the following conditions: 25°C, 5.0 V VCC, 1,000,000 cycles. Additionally,

programming typicals assume checkerboard pattern.

2. Under worst case conditions of 90°C, VCC = 4.5 V (4.75 V for -55), 1,000,000 cycles.

3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only then does the device set DQ5 = 1. See the section on DQ5 for further information.

4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.

5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See Table 4 for further information on command definitions.

6. The device has a guaranteed minimum erase and program cycle endurance of 1,000,000 cycles.

LATCHUP CHARACTERISTICS

Includes all pins except VCC. Test conditions: VCC = 5.0 V, one pin at a time.

TSOP PIN CAPACITANCE

Notes:1. Sampled, not 100% tested.

2. Test conditions TA = 25°C, f = 1.0 MHz.

Parameter Typ (Note 1) Max (Note 2) Unit Comments

Sector Erase Time 1 8 sec Excludes 00h programming prior to erasure (Note 4)Chip Erase Time 8 64 sec

Byte Programming Time 7 300 µs Excludes system-level overhead (Note 5)Chip Programming Time (Note 3) 3.6 10.8 sec

Min Max

Input Voltage with respect to VSS on all I/O pins –1.0 V VCC + 1.0 V

VCC Current –100 mA +100 mA

Parameter Symbol Parameter Description Test Setup Typ Max Unit

CIN Input Capacitance VIN = 0 6 7.5 pF

COUT Output Capacitance VOUT = 0 8.5 12 pF

CIN2 Control Pin Capacitance VIN = 0 7.5 9 pF

Am29F040B 29

PLCC AND PDIP PIN CAPACITANCE

Notes:1. Sampled, not 100% tested.

2. Test conditions TA = 25°C, f = 1.0 MHz.

DATA RETENTION

Parameter Symbol Parameter Description Test Setup Typ Max Unit

CIN Input Capacitance VIN = 0 4 6 pF

COUT Output Capacitance VOUT = 0 8 12 pF

CIN2 Control Pin Capacitance VPP = 0 8 12 pF

Parameter Test Conditions Min Unit

Minimum Pattern Data Retention Time150°C 10 Years

125°C 20 Years

30 Am29F040B

PHYSICAL DIMENSIONS

PD 032—32-Pin Plastic DIP

Dwg rev AD; 10/99

Am29F040B 31

PHYSICAL DIMENSIONS (continued)

PL 032—32-Pin Plastic Leaded Chip Carrier

Dwg rev AH; 10/99

32 Am29F040B

PHYSICAL DIMENSIONS (continued)

TS 032—32-Pin Standard Thin Small Package

Dwg rev AA; 10/99

Am29F040B 33

PHYSICAL DIMENSIONS (continued)

TSR032—32-Pin Reversed Thin Small Outline Package

Dwg rev AA; 10/99

34 Am29F040B

REVISION SUMMARY

Revision A (May 1997)Initial release.

Revision B (January 1998)Global

Formatted for consistency with other 5.0 volt-only datadata sheets.

Revision B+1 (January 1998)AC Characteristics, Erase and Program Operations

Added Note references to tWHWH1. Corrected the pa-rameter symbol for VCC Set-up Time to tVCS; thespecification is 50 µs minimum. Deleted the last row intable.

Revision B+2 (April 1998)Distinctive Characteristics

Changed minimum 100K write/erase cycles guaran-teed to 1,000,000.

Ordering Infomation

Added extended temperature availability to the -55 and-70 speed options.

AC Characteristics

Erase/Program Operations; Erase and Program Oper-ations Alternate CE# Controlled Writes: Corrected theno tes re fe rence fo r tW H W H 1 and tW H W H 2 .These parameters are 100% tested. Corrected the notereference for tVCS. This parameter is not 100% tested.

Erase and Programming Performance

Changed minimum 100K program and erase cyclesguaranteed to 1,000,000.

Revision C (January 1999)Global

Updated for CS39S process technology.

Distinctive Characteristics

Added 20-year data retention bullet.

DC Characterisitics—TTL/NMOS Compatible

VOH: Changed the parameter description to “OutputHigh Voltage” from Output High Level”.

DC Characteristics—TTL/NMOS Compatible and CMOS Compatible

ICC1, ICC2, ICC3: Added Note 2 “Maximum ICC specifi-cations are tested with VCC = VCCmax”.

ICC3: Deleted VCC = VCCMax.

Revision C+1 (February 1999)Command Definitions

Command Definitions table: Deleted “XX” from thefourth cycle data column of the Sector Protect Verifycommand.

Revision C+2 (May 17, 1999)Test Specifications Table

Corrected the input and output measurement entries inthe “All others” column.

Revision D (November 15, 1999)AC Characteristics—Figure 9. Program Operations Timing and Figure 10. Chip/Sector Erase Operations

Deleted tGHWL and changed OE# waveform to start athigh.

Physical Dimensions

Replaced figures with more detailed illustrations.

Revision E (November 29, 2000)Added table of contents.

Ordering Information

Deleted burn-in option.

Trademarks

Copyright © 2000 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Am29F040B 35