unclassified ad 4o1 82o · prb= hie hoe hfe com m on em itter to s+ com m on base hbp = -hfe s+hfe...

20
UNCLASSIFIED AD 4O1 82O DEFENSE DOCUMENTATION CENTER FOR SCIENTIFIC AND TECHNICAL INFORMATION CAMERON STATION, ALEXANDF;IA. VIRGINIA U UNCLASSIFIED

Upload: others

Post on 04-Apr-2020

2 views

Category:

Documents


0 download

TRANSCRIPT

UNCLASSIFIED

AD 4O1 82O

DEFENSE DOCUMENTATION CENTERFOR

SCIENTIFIC AND TECHNICAL INFORMATION

CAMERON STATION, ALEXANDF;IA. VIRGINIA

U

UNCLASSIFIED

NOTICI: 'hen goverment or other drawings, speci-fications or other data are used for any purposeother than in connection with a definitely relatedgoverment procurement operation, the U. S.Goverment thereby incurs no responsibility, nor anyobligation vhatuoever; and the fact that the Govern-ment may have formlated, furnished, or in any waysupplied the said drawings, specifications, or otherdata is not to be regarded by implication or other-vise as in any manner licensing the holder or anyother person or corporation, or conveying any rightsor peruission to manufacture, use or sell anypatented invention that my in any way be relatedthereto.

" 1401'r8720

t TECHNICAL NOTE0 ADB-TN-21-63

S• SIMPLIFIED TRANSISTOR DESIGN PROCEDURES

8 APRIL 1963

ASTIA

ELECTROMAGNETIC RADIATION

MISwSLE DIVIIGN CHRYSLERM EOOIRPORATION

IT TECHNICAL NOTE

•" ADB-TN-21-63

/ SIMPLIFIED TRANSISTOR DESIGN PROCEDURES

by

SC. J. Christman

J1 8 APRIL #63

(i •,•t--- ELECTROMAGNETIC RADIATION

Signed:____

C. J.hristman, Electromagnetic Radiation

Approved: _ _ _ _ _ _ _R. Rolsma, - Research Manager- )4#•/Electromagnetic Radiation

Approved:_R. P. Erickson - Chief Engineer -

Advanced Development Branch

TABLE OF CONTENTS

Page

PREFACE iii

1. USE OF HYBRID PARAMETERS 1

2. BIAS CIRCUIT DESIGN - NO EMITTER RESISTANCE 3

3. BIAS DESIGN FOR THE COMMON EMITTER CONFIGURATION 4

4. INPUT IMPEDANCE CALCULATIONS FOR THE COMMON EMITTER 4

5. VOLTAGE GAIN CALCULATIONS FOR THE COMMON EMITTER 5

6. VOLTAGE GAIN OF TWO SIMILAR R-C COUPLED COMMON EMITTER 6

7. INPUT-OUTPUT IMPEDANCE OF THE EMITTER FOLLOWER STAGE 6

8. POWER OUTPUT OF CLASS A AND B AMPLIFIERS 8

9. TUNED HARMONIC MULTIPLIER EFFICIENCY 9

10. EFFECTS OF LOAD AND GENERATOR RESISTANCE FOR EACHCONFIGURATION 9

APPENDIX 10

BIBLIOGRAPHY 13

DISTRIBUTION 14

ii

I

PRE FACE

•TyListor design procedures, found useful in P4~anced#? .relopmentZectromagnetic1adiation efforts, are presented here. They ere derived f ..... ...... & .

SA II,•;,,,• L. 3 •,• n t: bt'b14n~ ;'. This compilation of procedures ha mselected to make use of the methods employing hybrid parameters and those generallyeliminating rigor associated with the more formal methods of analysis

Accuracy for each individual problem must ultimately be decided by the igner. In mostcases, it will be found to be adequate, but where it is not, an initial step ward outlining a

Smore detailed method will be found in the references of the bbiga

'o--

$\AA& iite&V%.k~s

~tKA V

/{A~,M ~ , ~

wt4L -%

1. USE OF THE HYBRID PARAMETERS (Reference 1)

In the application of vacuum tubes or other active devices, such an, magnetic amplifiers,the device transfer characteristics are a first necessity. The values of

dEp dEp = dIprp -up u dE- dEc

for vacuum tubes are obtained directly from the curves of the active devices themselves.All subsequent calculations (gain, etc.) will be based on these values. Similarly fortransistors, the following basic formula is defined. Additionally and more complete

notation will be found in the appendix.

hie = -dVCE VCE hoe = -d-9 IB -VC

d- B dVC

l1fe B VCE =K re =dVE IB - KdIB dVCE

Proceeding with the previously obtained parameters, the following equations can be ex-pressed for the common emitter configuration shown below:

-hfe RLAV = (hie hoe - hfe Are) RL + hie VOLTAGE GAIN

-hfe'Ai = hoe L+ 1 CURRENT GAIN

hie + RGr° = le G OUTPUT 'RESISTANCE

hoe hie - Are 1ife + hoe RG

hie + (hoc hie - hfe Are) RL

ri = 1+ hoe INPUT RESISTANCE

(hfe)2 RL POWER GAIN

AP = (hoe RL + 1) ([hie hoe - hfe Arel RL + hie)

VCERLRt

R2

'rei common collector and common base configurations may be handled with tho, same basic

formulae provided that the subscripts denote the proper circuit employed and tho hybrid

parameters are measured with the proper circuit, or converted using the following expres-

sions (Reference 14):

hic = hie

Pte 1 - Pre COMMON EMITTER TO COMMON COLLECTOR

hfc = - (l+hfe)

hoc = hoe

hiebib hfe

Prb= hie hoe

S+ hfe COM M ON EM ITTER TO COM M ON BASE

hbp = - hfeS+hfehoe

hob = hoe1 + hfej

hibhie 1 + h

hio hobPire - -

hf-h= COMMON BASE TO COMMON EMITTER

hobh o e - 1 4 -h l fl

The dependency of the previous calculations consisting of the values obtainedfrom the device, static curves, or measurements, e. g.:

hi d VBE etc.hie = d IB

dictates that a graphical analysis of the circuit and its parameters may likely be as exactas the foregoing more formal calculations. In fact, the design will be more accurate whencarried out graphicaDy than analytically with commercial data if the graphical method wereto employ the individual device curves such as are obtained from a static curve tracer.The above facts become even more impressive when the wide spread of parameters listedby the manufacturer are considered as the starting point for the calculations.

2

With these considerations, the designer may wish to turn his attentions to more direct,less laborious design procedures which may still provide accuracy commensurate withthe use of values as listed by the device manufacturer. The following collection of de-sign procedures Is presented with this objective.

2, BIAS CIRCUIT DESIGN - NO EMITTER RESISTANCE

The desired operating point IC, having been established from the graphically constructed

load line, as shown on Page 8, may be provided with the following circuit:

CER RL VCERI +

Ic • ie |v E ÷ CO]where I a hfe

SL R2

neglecting R2 and input diodevoltage drop

If negative feedback is required, then the following circuit is valid.

LWAWA VCE

iwhere 'C hfe [YcE + ICO Ru

R2 C! RR+hfeRL

_ _ neglecting R2 and input diode

voltage drop

If R2 is used in either of the above two cases (to stabilize the bias source), there must bean accountability for a further reduction of the bias voltage. Thus if R, = R1 , then IC oftwice the desired value must be used in the calculations.

The second method provides little temperature stabilization and the first none, thereforethese procedures require the use of special biasing resistors, such as sensistors, or otherdevices.

3

3. BIAS DESIGN FOR THE COMMON EMITTER CONFIGURATION (Referenoe 2)

The most commonly used bias arrangement, as shown below, provides an emitter resist-ance for temperature stabilization (Reference 16). Stabilization of hfe and other parametersis discussed in Reference 19.

VCE

R, RL

R2 JRE CREECRE

RE normally ranges from 500 to 1000 ohms for small devices and is bypassed by CRE forthe lowest desired signal frequency. R 2 is best limited in value from 5 to 10 times RE to

provide a rigid bias point. R1 is used to divide the collector supply voltage with R 2 in order

to provide the desired operating bias current

VBEIB 2 E (neglecting input diode voltage drop)

as determined from the load line or other means. The desired operating point in terms of

collector current may be obtained likewise

VCE R2IC 2 RE(RI+RZ)

A more rigorous method for bias control of ICBO drift may be found in Reference 2.

4. INPUT IMPEDANCE CALCULATIONS FOR THE COMMON EMITTER (Reference 3)

To determine the "circuit" input resistance of a common emitter stage shown on Page 5,the following expression may be used:

hfel bib (neglecting R1 R effectI .i R, + R,

4

Typically this value ranges from 1000 to 3000 ohms and increasos principally with

increasing values of hfeo

VCEa L (equiv)

cC

rG

5. VOLTAGE GAIN CALCULATIONS FOR THE COMMON EMITTER (Reference 3)

The AC voltage gain at 1 KC from the common emitter amplifier shown above is ap-proximately equal to

Av __ -R__.L ._ eOUThib eIN

with hib as normally slxecified in the manufacturerh data sheets.

The valuc of It L must rCflect the effects ol any subsequcnt stage loading~e.g.:

BIN ReRL = BIN + Rc

where Re = collector load resistor, and

RIN = next stage input resistance.

The AC voltage gain 2 -3 DB of the 1 KC value at a frequency:

1 +hfef (-3DB) 99 -2wr C C rG

where CC =coupling capacity, and

rG= generator resistance.

5

6. VOLTAGE GAIN OF TWO SIMILAR R-C COUPLED COMMON EMITTER (teferonce 4)

The voltage gain of two stages as shown on Page 5 and connected in cascade is

Av 2' hfe R with the second stage input resistance becoming the first stage load resist-A,~h0 hibance. The expression for the voltage gain of the two stages is therefore much smallerthan the. pr9duct of the separate gains, e.g.:

R|

Av hfe L

This loss may almost completely be recovered with the use of an emitter-follower stagebetween the common emitter stages, to transform the medium high output impedance to alower input impedance, with small losses (.9 typically).

7. INPUT-OUTPUT IMPEDANCE OF THE EMITTER FOLLOWER STAGE (Reference 5and 20)

The output impedance Zo for the emitter follower (common collector) connection as bhown

below is equal to approximately

Zeq _- zo

hfe

where Zeq is the resultant of R1 , R2 and Zin.

The input impedance is equal to

hfe RL 2- Zin

VCC

RiZin cc•C

RL =in REt Ci Rn Rin + RE

in ~~R2 t iRE

Ein

The imput impedance may be further increased by bootstrapping the bias return to thesignal output as shown below and described in Reference 22.

VCC

RR"

CCC

CC to Rill

R 2 - RE

R2 = R2' + R2 " (conditional with stability factors)

7

8. POWER OUTPUT OF CLASS A AND B AMPLIFIERS (Reference 6)

The maximum power output obtainable from a Class A amplifier, as shown with a centraloperating point below and without clipping, is equal to

EC IC

The necessary load resistance

Eo ElCRL-- 1 2 Po

The maximum power output obtainable from a Class B amplifier, shown below with a nearcutoff operating point and without clipping, is equal to

P'o =-,m•ax2

The necessary load resistance

RL = (LOAD LINE)1max.

Rcc - (COLLECTOR TO COLLECTOR)Po

m Eax

9. TUNED HARMONIC MULTIPLIER EFFICIENCY (Reference 21)

The approximate output power that may be obtained with the tuned (high Q RF circuits)harmonic multiplier is given by

POUT n-P

where. Po = Class "C" RF output, and

n - harmonic being amplified.

Optimum harmonic output power, as calculated above, is directly dependent upon the oper-ating bias, and the emitter resistance must be empirically determined for each harmonicsought.

10. EFFECTS OF LOAD AND GENERATOR RESISTANCE FOR EACH CONFIGURATION(Reference 7)

Application of any of the preceding procedures will be greatly enhanced with knowledgeof the magnitude and direction of the reflected parameters. These effects have been pre-sented here in the following curves.

EFFECT OF RL ON Rin EFFECT OF Rg ON ROUT

SM 5 'I.. ..

W - - COMEON 24 COMMO.IMI COLCOR zo MMON

W)K,- 5 I00c

10K.. ,:: 10oK - -- -l - jJ EMI

</,<"i 1 i COMMON

EMITER ,500-- - A- -202kX

SK - -COLLCOR

120

BASEI i 1. 1 I

20: 2LI I L i I I I I II

L,.OD RESItANCE RL GENERATr RESISTANCE

9

APPENDIX

Hybrid parameters are a mixture of Z and Y parameters, impedance and conductance, etc.obtained with the aid of general network equations as written for four terminal networks.Other simplified design techniques are available, notably using "r" parameters, and arederived with the equivalent "T" circuit (Reference 17). These techniques depend upon the useof empirical or measured data, and are not generally listed by the device manufacturerbecause they are inconvenient to manipulate.

The following often used h parameter notation is presented here with subscripts denotingthe most commonly measured configuration, e. g., hfe = Current Gain Common Emitter.The same type notation may apply to any configuration with the use of appropriate subscripts,e. g., hib = Input Impedance Common Base. Upper case subscripts generally denote DCvalues and lower case subscripts generally denote AC values.

A. SUPPLY PARAMETERS - USUALLY MAXIMUMS (Reference 8)

Collector supply voltage VCE

Base supply voltagu VBE

Collector current IC

Base current 1)

Junction tn ope rature Tj

B. DEVICE PARAMETERS- DC

Forward current gain (Vce specified) hFE

Collector cutoff current ICBO

Emitter cutoff current IEBO

Collector to emitter breakover voltage BVCES

C. DEVICE PARAMETERS- AC SMALL SIGNAL

Forward current gain "0" or "tfe"(output AC shorted) hfe

Input impedance (output AC shorted) hib

Output admittance (input AC open) hob

Output capacity (input open; frequencyspecified) Coe

10

Cutoff frequency (Frequency whoregain - .707 hfe) fae

Noise figure NF

Collector saturation voltage (offset'oltge; IC specified) VCE (SAT)

Collector saturation resistance (IC and

IB specified) RCS

D. DEVICE PARAMETER DE FIN.ETIONS- DC (Reference 9)H IC 'C

HFE = I-B'-- GM - -BC

VBE VCEHIE = IB RS - IC

NOTE: These definitions contain upper case letters,e.g., HFE to denote "DC"hybrid measurements (Reference 10).

E. CIRCUIT MATRIX NOTATION (Refcrence 11)

The circuit notations shown below, and their equals in terms of hybrid parameters, areless often used in transistor analysis alone, but-are generally used to solve any fourterminal network problems. They are mainly used with an additional subscript to denotethe circuit employed (Reference 14) e g.,

h= hi hie

hi1 hi input i mpCdafl1ce (output AC shortud)

h22 h0 output conductance (input AC olpcl)

h2l - hf = or forward AC current gain (output AC shorted)

h12 hrc = reverse resistance (input opon)

F. TYPICAL VALUES OF THE IMPORTANT h PARAMETERS (References 13 and 15)

Parameter hib Q• hie 2 hfe hob umho ho, uniho

WE 2N463 28-51 50-91RCA 2N301 23 75Minn. Honeywell 2N540 24-60 50-150Texas Inst. 2N1047 500 12-90Bendix 2N1008 200-1000 40-150 300Texas Inst. 2N336 30-80 76-333 .25Texas Inst. 2N1382 30 80 .5

11

Occasionally it may be desirablo to omploy r parametors in design, which may beconverted as follows:

rc .• hl - h-il (1 It +21) hl- hi hr (I + hf)hth22 ho

13 1rc K-h22 ho

Sh- -- -hfI

12

BIBLIOGRAPHY'

ReferenceNumber

1 U.S. Army Technical Manual 11-690 p. 77 (afe Is used here in place of '•)

2 Third Edition G.E. Transistor Manual p. 15.

3 Third Edition G.E. Transistor Manual p. 18

4 Third Edition G.E. Transistor Manual p. 19

5 Electrical Industries Magazine

6 Third Edition G.E. Transistor Manual p. 20

7 U.S. Army Technical Manual 11-690 p. 109

8 This data has been abstracted from current manufacturers data sheets

9 Additional rigorous design equations and their simplifications, using bothr and h parameters may be found in "Transistor Circuits and App" byCarrol p. 20-24

10 As detailed for the 2N463 by Western Electric Co.

11 This older basic method is described in detail in "Transistor circuit appli-cation course" by Sam Nissin p. 38

12 As found in U.S. Army Technical Manual 11-690 p. 79

13 This data has been abstracted from current manufacturer's data sheets.

14 Additional notations and their equivalents which have been used may be foundin U.S. Army Technical Manual 11-690 p. 80

15 Recommended letter symbols to be used for semiconductor data sheets andspecifications are presented in EIA Standard No. RS-245

16 An account of amplifier bias operation using the emitter resistor RE and itseffects on the bias values, may be found in "Introduction to Junction Transis-tors" by R. C.A. p. 13

17 A summary of practical equations using r parameters is to be found in"Transistor Circuit Design" by Texas Instrument p. 98

18 Texas Instruments application notes for April 1960

19 Texas Instruments application notes for March 1961

20 Philco application lab report 701B, p. 4

21 Philco application lab report 701B, p. 19

22 Philco application lab report 622

13

DISTRIBUTION

INTERNAL No. of Copies

Marketing Staff IChief Engineer, Advanced Development 1Manager, Gyro Research 1Chief Engineer, Optical Systems 1Manager, Electromagnetic Radiation 8Assistant Chief Engineer, Preliminary Design 2Manager, Gas Dynamics 1Chief Engineer, Systems 1Manager, Mechanics Research 1Manager, Electrical and Electronic Design 1Author 3Technical Files 4

14