Upload File

traffic lights discussion d8.3a. recall divide-by-8 counter use q2, q1, q0 as inputs to a...

  • Home
  • Documents
  • Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0
15
Traffic Lights Discussion D8.3a

Upload: annabelle-fowler

Post on 05-Jan-2016

214 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Traffic Lights

Discussion D8.3a

Page 2: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Recall Divide-by-8 Counter

Use Q2, Q1, Q0 as inputs to a combinational circuitto produce an arbitrary waveform.

s0 0 0 0 0 0 1s1 0 0 1 0 1 0s2 0 1 0 0 1 1s3 0 1 1 1 0 0s4 1 0 0 1 0 1s5 1 0 1 1 1 0s6 1 1 0 1 1 1s7 1 1 1 0 0 0

State Q2 Q1 Q0 D2 D1 D0Present state Next state

CLK

D Q

~QCLK

D Q

~Q

CLK

D Q

~QCLK

D Q

~Q

CLK

D Q

~QCLK

D Q

~Q

Q0

Q1

Q2

D0

D1

D2

Page 3: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

s0 0 0 0 0 0 1 1s1 0 0 1 0 1 0 1s2 0 1 0 0 1 1 0s3 0 1 1 1 0 0 1s4 1 0 0 1 0 1 0s5 1 0 1 1 1 0 1s6 1 1 0 1 1 1 0s7 1 1 1 0 0 0 0

State Q2 Q1 Q0 D2 D1 D0 y

Blink

Page 4: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Yellow

Red

Green

Yellow

Red

Green

North - South East - West

Table 7.5 Traffic Light States State North - South East - West Delay (sec.)

1 Green Red 2 2 Yellow Red 1 3 Red Red 1 4 Red Green 2 5 Red Yellow 1 6 Red Red 1

Page 5: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

module lights ( clr ,RYG ,clk );

input clr ; // pushbutton switch S4 - pin 69wire clr ;input clk ; // 1 Hz clock - pin 12wire clk ;

output [5:0] RYG ; // RYGRYGreg [5:0] RYG ;reg [3:0] Q;

// 4-bit counteralways @(posedge clk or posedge clr)

if(clr == 1)Q <= 0;

elseQ <= Q + 1;

lights.v

Page 6: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

// Traffic lights always @(Q[3:1])

case(Q[3:1]) // RYGRYG 0: RYG = 6'b001100; 1: RYG = 6'b001100; 2: RYG = 6'b010100; 3: RYG = 6'b100100; 4: RYG = 6'b100001; 5: RYG = 6'b100001; 6: RYG = 6'b100010; 7: RYG = 6'b100100;

default: RYG = 6'b001100; endcase

endmodule

lights.v

Page 7: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

#PACE: Start of PACE I/O Pin AssignmentsNET "clk" LOC = "p12" ;NET "clr" LOC = "p69" ;NET "RYG<0>" LOC = "p32" ;NET "RYG<1>" LOC = "p31" ;NET "RYG<2>" LOC = "p26" ;NET "RYG<3>" LOC = "p25" ;NET "RYG<4>" LOC = "p20" ;NET "RYG<5>" LOC = "p13" ;

lights.ucf

Page 8: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0
Page 9: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

G3VM-61A1 MOS FET Relay

Page 10: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Silicon-Controlled Rectifier (SCR)

Text: Section 11-12, pages 446 - 449

Page 11: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Triac

Page 12: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0
Page 13: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0
Page 14: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0
Page 15: Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0

Using an AC Relay

74LS240

+ -

Relay

+5V

180 OhmsAC Voltage

AC Voltage Out

Control Signal


COMBINATIONAL CIRCUITS - Dinabandhu Andrews …...Combinational Logic • Logic circuits for digital systems may be combinational or sequential. • A combinational circuit consists

Combinational Logic Design Combinational Functions and

Catalog 101 Optional Extras and Enclosuresroyalelectric.com/wp-content/uploads/2017/08/Kraus-Naimer-Catalog-101.pdfcad4-1 s00 ca10 s0 ca10r s0 ca10b s1 ca11 s0 ca11b s1 ca20 s0 ca20b

Chap 3. Chap 3. Combinational Logic Design. Chap.3 2 3.1 Combinational Circuits l logic circuits for digital systems: combinational vs sequential l Combinational

Combinational Logic

Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs

Hardware combinational

A0 B0 C0 D0 E0 F0 G0 H0 J0 K0 L0 M0 N0 O0 P0 Q0 R0 S0 T0 ... · a0 b0 c0 d0 e0 f0 g0 h0 j0 k0 l0 m0 n0 o0 p0 q0 r0 s0 t0 u0 v0 w0 x0 ... a2 b2 c2 d2 e2 f2 g2 h2 j2 k2 l2 m2 n2 o2

Combinational Motifs

Combinational verilog

10.13.20 S0

[1] 00mGJ Q0 0(!J@@ 00

combinational circuits

FPGA combinational

Combinational-Circuit Building Blocks Data Flow Modeling of Combinational Logic

and Q0-25 A- 41

XCvhd: Combinational VHDL Examples - Wakerlywakerly.org/DDPP/DDPP4student/Supplementary_sections/XCvhd.pdf · Combinational VHDL Examples XCvhd–1 ... This section shows combinational

combinational circuits.ppt

Combinational Logic

Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design

SDRAM SODIMM DDR SDRAM Small-Outline DIMM · 2020. 7. 19. · Module Rank Addressing 1 (S0#) 1 (S0#) 1 (S0# 1 (S0#) Table 2: Part Numbers and Timing Parameters Part Number Module

New Vehicles S0-

Combinational circuit

MF-S0 - ed

Combinational Logic Design Principles. Combinational ...staff.cs.upt.ro/~todinca/DL/Lectures/dl4.pdf · Combinational Logic Design Principles. Combinational Circuits Synthesis Using

Combinational#Circuits##3# - California State …vvakilian/CourseECE322/LectureNotes/... · California State University Combinational Circuit Building Blocks! Commonly used combinational

Combinational Logic Design Principles. Combinational ...staff.cs.upt.ro/~todinca/DL/Lectures/dl3.pdf · Combinational Logic Design Principles. Combinational Circuits ... Digital Design

A0 B0 C0 D0 E0 F0 G0 H0 J0 K0 L0 M0 N0 O0 P0 Q0 R0 S0 ...dk anal I h m e Le i n e Le in e Le in e A0 B0 C0 D0 E0 F0 G0 H0 J0 K0 L0 M0 N0 O0 P0 Q0 R0 S0 T0 U0 V0 W0 X0 A1 B1 C1 D1 E1

Combinational CMOS

7. Verilog: Combinational always statements. VHDL: Combinational Processes: To avoid

Chapter 5: Register-Transfer Level (RTL) Designharris/cs151_sum06/slides/dd_vahid_ch5.pdf · Introduction Combinational logic n0 s1 s0 n1 ... ALU Register file z e Combinational logic

Combinational Digital Design Laboratory Manual …site.iugaza.edu.ps/.../files/2017/09/Lab-9-Multiplexer.pdf7 PIN NAMES S0 – S2 = Select Input E = Enable (Active Low) Input I0 –

SN54HC259, SN74HC259 - Texas · PDF filescls134e − dec ember 1982 − revised september 2003 post office box 655303 • dallas, texas 75265 3 logic diagram d c r 1 4 s0 q0 d c r

Curriculum Q0 2015

Headline - s0.yellowpages.com.au