×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [p tran p sc p stat slide]
May 14, 2009 1ISVLSI 09 Algorithms for Estimating Number of Glitches and Dynamic Power in CMOS Circuits with Delay Variations Jins Davis Alexander Vishwani
216 views
HIT, July 13, 2012Agrawal: Power and Time Tradeoff...1 Invited Seminar Power and Time Tradeoff in VLSI Testing Vishwani D. Agrawal James J. Danaher Professor
216 views