×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [intrinsic delay]
Timing Analysis Timing Analysis Instructor: Dr. Vishwani D. Agrawal ELEC 7770 Advanced VLSI Design Team Project
215 views
Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported
216 views
FPGA Routing Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223
219 views
Optimal digital circuit design Mohammad Sharifkhani
215 views
Evolutionary MOSFET Structure and Channel Design for Nanoscale CMOS Technology
15 views
Unit-3 (ASIC)
223 views
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types
63 views
Timing Analysis
95 views
FPGA Routing
176 views