×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [digital converter tdc]
Digital Pll Cicc Tutorial Perrott
135 views
A 0.4-To-3 GHz Digital PLL With PVT Insensitive Supply Noise Cancellation Using Deter Minis Tic Background Calibration
42 views
06463538.pdf
215 views
Summary of Research on Time-to-Digital Converters Summer Exchange Program 2008 Istituto Nazionale di Fisica Nucleare Rome, Italy Creative Studies Honors
218 views
Experimental Method Experimental Method Kihyeon Cho Kyungpook National University Spring Semester 2005 Experimental Method and Data Process
227 views
CMOS and Microfluidic Hybrid System on Chip for Molecule Detection Bowei Zhang, Qiuchen Yuan, Zhenyu Li, Mona E. Zaghloul, IEEE Fellow Dept. of Electrical
213 views
Fig.2: Carry chain delay line: (a) logic block diagram; (b) layout obtained; (c) simplified block diagram of the Virtex 5 slice. Principle of operations
214 views
Fig.2: Carry chain delay line: (a) logic block diagram; (b) layout obtained ;
44 views
DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators Tuck-Boon Chan †, Puneet Gupta §, Andrew B. Kahng †‡ and Liangzhen
214 views
Bill W. Haynes Slide 1 February 26, 2002 CKM Precision Timing CKM Workshop In San Luis Potosi, Mexico u Common Design for Multiple Timing Applications
216 views