×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [confining delayline]
A 6.1mW Dual-Loop DLL with 4.6ps RMS Jitter Paritosh Bhoraskar and Yun Chiu
39 views
