symphony-board revision history - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc...

14
5 5 4 4 3 3 2 2 1 1 D D C C B B A A PAGE NO. SCHEMATIC PAGE CONTENT Symphony-Board Revision History SchematicS are for reference only. Variscite LTD provides no warranty for the use of these schematics. Schematics are subject to change without notice. Disclaimer: Initial 1.0 Document Carrier 1.0 1.1 1.1 Released 7 6 3 SOM 4 1 8 5 2 Cover 9 10 11 12 Headers Camera, HDMI, DP Debug UART, LEDs, SWs LVDS, DSI, Touch USB2 Host Power, Reset, Boot, RTC, EEPROM USB3, uSATA PCIe Ethernet uSD, Audio,CAN Block Diagram VAR-SOM-MXxx Connector 13 14 1.1 1.2 Updated Block Diagrams Updated Compatability value for SOM pins 68,69,176 Added SH1 wire short symbol Updated SOM pin 22 net name Fixed U22.B1, C113.1 net name Fixed R1-R2,R35-R38 net name 1.3 1.2 Removed SH1 wire short, J1.68 routed to capacitive touch Changed R29 to C185 Changed R123,R127 to N.C. Added resistors R130-132 Removed ADC_INxx alternate function from VAR-SOM-MX8 Symbol Updated PCIe resistor assembly note 1.2 1.4 Updated Parallel Camera/HDMI/DP Note Fixed ETH pin names VAR-SOM-MX8X Symbol 1.5 1.2A Disconnected R129 Added VAR-SOM-MX8M-MINI Block Diagram and Symbol 1.6 1.2A PRE-RELEASE VERSION !!!!! Subject to change without notice Changed U29,U30,U31 to P/N: FPF2193 Changed R60 to 47K Fixed VAR-SOM-MX8M-MINI Symbol 1.7 1.2B Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project Symphony-Board 1.2B 01. Cover A3 1 14 Monday, November 18, 2019 Aviad H. Symphony-Board Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project Symphony-Board 1.2B 01. Cover A3 1 14 Monday, November 18, 2019 Aviad H. Symphony-Board Title Size Document Number Rev Date: Sheet of Approved By: Designer: Project Symphony-Board 1.2B 01. Cover A3 1 14 Monday, November 18, 2019 Aviad H. Symphony-Board VPC1 PCB VPC0342

Upload: others

Post on 18-Oct-2019

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PAGE NO. SCHEMATIC PAGE

CONTENT

Symphony-BoardRevision History

SchematicS are for reference only.Variscite LTD provides no warranty for the use ofthese schematics.Schematics are subject to change without notice.

Disclaimer:

Initial1.0

Document Carrier

1.0

1.1 1.1 Released

7

6

3 SOM

4

1

8

5

2

Cover

9

10

11

12

Headers

Camera, HDMI, DP

Debug UART, LEDs, SWs

LVDS, DSI, Touch

USB2 Host

Power, Reset, Boot, RTC, EEPROM

USB3, uSATA

PCIe

Ethernet

uSD, Audio,CAN

Block Diagram

VAR-SOM-MXxx Connector

13

14

1.11.2 Updated Block Diagrams

Updated Compatability value for SOM pins 68,69,176Added SH1 wire short symbol

Updated SOM pin 22 net nameFixed U22.B1, C113.1 net nameFixed R1-R2,R35-R38 net name

1.3 1.2 Removed SH1 wire short, J1.68 routed to capacitive touch Changed R29 to C185Changed R123,R127 to N.C.Added resistors R130-132Removed ADC_INxx alternate function from VAR-SOM-MX8 SymbolUpdated PCIe resistor assembly note

1.21.4 Updated Parallel Camera/HDMI/DP NoteFixed ETH pin names VAR-SOM-MX8X Symbol

1.5 1.2A Disconnected R129

Added VAR-SOM-MX8M-MINI Block Diagram and Symbol1.6 1.2APRE-RELEASE VERSION !!!!! Subject to change without notice

Changed U29,U30,U31 to P/N: FPF2193Changed R60 to 47K

Fixed VAR-SOM-MX8M-MINI Symbol1.7 1.2B

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

01. Cover

A3

1 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

01. Cover

A3

1 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

01. Cover

A3

1 14Monday, November 18, 2019Aviad H.

Symphony-Board

VPC1

PCB

VPC0342

Page 2: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DC-DC

VAR -SOM -M X 8X

P OW ERU A R T3/

U A R T M 40/U A R T SC U

U SB to U AR TU SBU AR T# D e bug

3.3V12V

M IP I-D SI0/L V D S0

5V

M IP I-D SI/L V D S #A (4 la ne s )

M IP I-D SI/L V D S #B (4 la ne s )

U A R T#A , #B , #B T

U SB TypeM ic ro-A B

Ext.He ade r

Ext.He ade r

12V D CP ow e r Ja c k

Ext.He ade r

Sys te m C trlB oot, R es e t

G P IO Expande r

B uttons /L ED s

U A R T1U A R T2U A R T0

U A R T M 40U A R T M 40Ext.

He ade r

U SB 2.0(Hos t/D e vic e )

U SB #A Hos t

P a ralle ll C SI/Ta m pe r

P a ra lle l C a m e ra /Ta m pe r

U SB Type -A

Edge c onnec tor

P C Ie 0

P C Ie C loc kG e ne ra tor

P C Ie #AM ini-P C Ie

Soc k e t

24-bit L C DP a ra lle l LC DExt.

He a de r

M IP I C SI -2 Se ria l C a m e ra (4 la ne s ) Edge c onnec tor

R e s is tive Touc h/SP I3

I2C #C

R e s is tive Touc h /SP I3

L ine In

Audio C ode c /SAI1

I2C #C C a p. Touc h

He a dphone s

C L K +D A TAD M IC

C L K +D A TA, SAI1

FFC /FP C

Ext.He ade r

Ste re o Ja c k

Ext.He ade r

FFC /FP C

Ste re o Ja c k

SP I2SP I1

SP I#A , SP I1Ext.

He ade r

SP I0SP I0Ext.

He ade r

I2C 1I2C 3I2C 2

I2C #A , #B , #C

I2C M 40I2C M IP I C SII2C P a ra lle I

C SI

I2C M 40, M IP I C SI, P a ra lle I C SIExt.

He a de r

SAI0SAI#AExt.

He ade r

ETH#A +L ED sG iga bit

Ethe rne t P HY

ETH1+L ED s

ENET1 R G M IIR G M II

R J45

R J45

Ext.He ade r

U SB #B OTGU SB 3.0/2.0

OTG

uSD HC 1 uSD HC #A

QSP I/K EYP A D / A D C

QSP I/K EYP A D / AD C

P W M #A , #B , #C

G P T0/1 GP T0/1

M L B M L B

M IP I D SI0 P W M

P W M 3P W M 2

U SB Type -C

uSD

Ext.He ade r

Ext.He a de r

Ext.He ade r

Ext.He a de r

P W M L C DP W M M IP I

D SI1P W M L C D , P W M M IP I D SI1

Ext.He a de r

C A NTra ns c e ive r

C A NFL EX C A N#AFL EX C A N2

FL EX C A N0, 1FL EX C A N0FL EX C A N1

M QS

ESA I0ESA I0

SP D IFSP D IF

M QSExt.He ade r

Ext.He ade r

Ext.He ade r

SAI2SAI3

SA I2, SAI3Ext.

He ade r

Ext.He a de r

Ext.He a de r

G P IOsExt.

He a de rGP IOs

M IP I-D SI1/L V D S1

Ext.He ade r

R TCR TCB AT

D oc re v 1.1Sym phony-Board

P in2pin w ith a dditiona l V A R -SOM produc ts .P le a s e c he c k pin-lis t doc um ent for deta ils

Not C om pa tib le

Ethe rne t P HY

DC-DC

02. Block Diagram VAR-SOM-MX8X

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2A

02. Block Diagram VAR-SOM-MX8X

A3

2 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2A

02. Block Diagram VAR-SOM-MX8X

A3

2 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2A

02. Block Diagram VAR-SOM-MX8X

A3

2 14Monday, November 18, 2019Aviad H.

Symphony-Board

Page 3: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

03.SOM

Optional remove for TAMPER interfacing

Optional remove for connecting 1588

Assemble to support VAR-SOM-6UL BOOT

Optional remove for conneting LICELL

[/*/TAMPER/*/SNVS.TAMPER_IN0/SNVS.TAMPER_IN0]

In case using MX8X SOMs assembledwithout Touch screen controller,Optional Remove to prevent stubs on High speed lines

[/*/ENET_1588_EVENT2_OUT/*/CONN.ENET1.PPS/]

Optional remove for connecting 1588

[LICELL/*/LICELL/LICELL]

[///*/EMMC_BOOT]

[/*/ENET_1588_EVENT0_IN/*/CONN.ENET0.PPS/]

OFF Page connector index:1. Function# - Interface common to ALL SOMs2. J1.xxx-Function: Interface common to certains SOMs or Used for carrier board common function3. J1.xxx - No common interface

For cross probing between SOM symbol and the specific SOM Connector used,set the "Implementation" property value in SOM port symbolto one of the following:

1. VAR-SOM-MX62. VAR-SOM-MX83. VAR-SOM-MX8X4. VAR-SOM-MX8M-MINI

Compatability listDescribes the ALT per SOM for compatibility. Order of names: (MX6/MX8/MX8X/MX8MM)

CustomBoard ALTDescribes ALT which can be demonstrated on CustomBoard. '/*/' - denotes special SOM assembly optionOrder of names: [MX6/MX8/MX8X/MX8MM]

VCC_SOM

J.31_33_35_PWR

GND

SOM_3V3

GNDVCC_SOM

GND

GND

GNDGND

VCC_SOM

GND

ETH#A_MDI_A_PETH#A_MDI_A_M

ETH#A_MDI_D_P ETH#A_MDI_B_PETH#A_MDI_D_M ETH#A_MDI_B_M

ETH#A_LED_LINK_10_100_1000 ETH#A_LED_ACTAC#_DMIC_CLK PWM#A

AC#_DMIC_DATASAI#A_RXC_USDHC#A_RESET_B SAI#A_RXD

SAI#A_TXFS SAI#A_RXFS_PCIE#A_RESET_BSAI#A_TXD SAI#A_TXC

J1.30-ENET_MDIO EXP_INT

J1.38_POWERJ1.40-MIPI_CAM_RST SPI#A_CS0

BOOT#_SEL SPI#A_SDIFLEXCAN#A_TX SPI#A_SCKFLEXCAN#A_RX SPI#A_SDO

J1.48UART#BT_RTS_B

UART#BT_TX UART#BT_CTS_BJ1.54-ENET1_RGMII_RXD3 UART#BT_RXJ1.56-ENET1_RGMII_TXD2 J1.55-ENET1_RGMII_TXD3

J1.57-ENET1_RGMII_RXCUSDHC#A_CLK

USDHC#A_DAT0 USDHC#A_DAT2USDHC#A_CMD USDHC#A_DAT1

USDHC#A_DAT3PWM#B_CPT_INT

J1.70-MIPI_CAM_SYNC PWM#CJ1.72-USB3_INTB J1.71-ENET1_RGMII_RXD2J1.74-ENET_MDC J1.73-ENET1_RGMII_TXD0

J1.75-MIPI_CAM_TRIGGERJ1.77-MIPI_CSI_PWDN

USDHC#A_CD_B J1.79J1.82-USB#A_HOST_PWR J1.81-ENET1_RGMII_RXD1

J1.84 UART#_DEBUG_RXJ1.86-MIPI_CAM_BUF_CTL UART#_DEBUG_TX

I2C#A_SCL I2C#A_SDAI2C#C_SDAI2C#C_SCL J1.91-SATA_RXN-USB3_SS3_RX_N

USB#B_OTG_ID J1.93-SATA_RXP-USB3_SS3_RX_PJ1.96-ENET1_RGMII_TXC

POR_B#_3V3 J1.97-SATA_TXP-USB3_SS3_TX_PPCIE#A_REFCLK100M_N J1.99-SATA_TXN-USB3_SS3_TX_NPCIE#A_REFCLK100M_P

USB#A_HOST_VBUSUSB#B_OTG_VBUS

USB#A_HOST_DNUSB#A_HOST_DP

USB#B_OTG_DN J1.113-ENET1_RGMII_TX_CTLUSB#B_OTG_DP UART#B_RX

J1.117-MIPI_CAM_OPTJ1.120-ENET1_RGMII_RX_CTL MIPI_CSI#A_DATA0_P

J1.122-ENET1_RGMII_RXD0 MIPI_CSI#A_DATA0_NUART#A_TX MIPI_CSI#A_DATA1_N

MIPI_CSI#A_DATA1_PPCIE#A_TX0_N MIPI_CSI#A_DATA2_PPCIE#A_TX0_P MIPI_CSI#A_DATA2_N

MIPI_CSI#A_DATA3_NPCIE#A_RX0_P MIPI_CSI#A_DATA3_PPCIE#A_RX0_N MIPI_CSI#A_CLK_P

MIPI_CSI#A_CLK_NJ1.140-DSI_CLK0PJ1.142-DSI_CLK0M J1.141-DSI_D0M

J1.143-DSI_D0PJ1.146-HDMI_D1P J1.145-DSI_D1MJ1.148-HDMI_D1M J1.147-DSI_D1P

J1.150-HDMI_CLKMJ1.152-HDMI_CLKP J1.151-HDMI_D2PJ1.154-HDMI_HPD J1.153-HDMI_D2M

J1.155-HDMI_D0PJ1.157-HDMI_D0M

LVDS#A_TX1_N

J1.156-HDMI_DDCCEC

LVDS#A_TX1_P LVDS#A_TX0_NLVDS#A_TX2_N LVDS#A_TX0_PLVDS#A_TX2_P LVDS#A_TX3_N

LVDS#A_CLK_N LVDS#A_TX3_PLVDS#A_CLK_P

UART#B_TXI2C#B_SCL J1.173I2C#B_SDA UART#A_RX

J1.177-ENET1_RGMII_TXD1LVDS#B_CLK_NLVDS#B_CLK_P LVDS#B_TX3_PLVDS#B_TX0_N LVDS#B_TX3_NLVDS#B_TX0_PLVDS#B_TX1_N TP#_TS_X- TP#_TS_X-_CONNLVDS#B_TX1_P TP#_TS_X+ TP#_TS_X+_CONNLVDS#B_TX2_N TP#_TS_Y+ TP#_TS_Y+_CONNLVDS#B_TX2_P TP#_TS_Y- TP#_TS_Y-_CONNAC#_HPOUTFB AC#_AGND

AC#_HPLOUT AC#_LINEIN_LPAC#_HPROUT AC#_LINEIN_RP

ETH#A_MDI_C_PETH#A_MDI_C_M

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

03. SOM

A2

3 14Tuesday, November 19, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

03. SOM

A2

3 14Tuesday, November 19, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

03. SOM

A2

3 14Tuesday, November 19, 2019Aviad H.

Symphony-Board

R550R

C2147uF

12

R39 0R

R8 0R

R13 0R

R570R

R10 0R

C2647uF

12

R5410K

R180R

SOM Implementation = VAR-SOM-MX8X

GNDETH#A_MDI_C_PETH#A_MDI_C_MGNDETH#A_MDI_D_PETH#A_MDI_D_MGNDETH#A_LED_LINK_10_100_1000AC#_DMIC_CLKAC#_DMIC_DATASAI#A_RXC_USDHC#A_RESET_BSAI#A_TXFSSAI#A_TXDGNDJ1.30-ENET_MDIOVCC_SOMVCC_SOMJ1.36J1.38_POWERJ1.40-MIPI_CAM_RST

BOOT#_SELFLEXCAN#A_TXFLEXCAN#A_RXJ1.48UART#BT_RTS_BUART#BT_TXJ1.54-ENET1_RGMII_RXD3J1.56-ENET1_RGMII_TXD2J1.58USDHC#A_CLKUSDHC#A_DAT0USDHC#A_CMDGNDPWM#B_CPT_INTJ1.70-MIPI_CAM_SYNCJ1.72-USB3_INTBJ1.74-ENET_MDCGNDGNDUSDHC#A_CD_BJ1.82-USB#A_HOST_PWRJ1.84J1.86-MIPI_CAM_BUF_CTLI2C#A_SCLI2C#C_SDAI2C#C_SCLUSB#B_OTG_IDJ1.96-ENET1_RGMII_TXCPOR_B#_3V3PCIE#A_REFCLK100M_NPCIE#A_REFCLK100M_PUSB#A_HOST_VBUSUSB#B_OTG_VBUSUSB#A_HOST_DNUSB#A_HOST_DPGNDUSB#B_OTG_DNUSB#B_OTG_DPGNDJ1.120-ENET1_RGMII_RX_CTLJ1.122-ENET1_RGMII_RXD0UART#A_TXGNDPCIE#A_TX0_NPCIE#A_TX0_PGNDPCIE#A_RX0_PPCIE#A_RX0_NGNDJ1.140-DSI_CLK0PJ1.142-DSI_CLK0MGNDJ1.146-HDMI_D1PJ1.148-HDMI_D1MJ1.150-HDMI_CLKMJ1.152-HDMI_CLKPJ1.154-HDMI_HPDJ1.156GNDLVDS#A_TX1_NLVDS#A_TX1_PLVDS#A_TX2_NLVDS#A_TX2_PLVDS#A_CLK_NLVDS#A_CLK_PGNDI2C#B_SCLI2C#B_SDAGNDLVDS#B_CLK_NLVDS#B_CLK_PLVDS#B_TX0_NLVDS#B_TX0_PLVDS#B_TX1_NLVDS#B_TX1_PLVDS#B_TX2_NLVDS#B_TX2_PAC#_HPOUTFBAC#_HPLOUTAC#_HPROUT

J1.1ETH#A_MDI_A_P

GNDETH#A_MDI_A_M

ETH#A_LED_ACT

ETH#A_MDI_B_METH#A_MDI_B_P

GND

EXP_INT

SAI#A_RXFS_PCIE#A_RESET_BSAI#A_TXC

GND

GND

PWM#A

J.31_33_35_PWR

SAI#A_RXD

SPI#A_SDO

UART#BT_CTS_B

SPI#A_CS0

UART#BT_RX

SPI#A_SDI

J1.57-ENET1_RGMII_RXC

J.31_33_35_PWR

USDHC#A_DAT1

SPI#A_SCK

J1.55-ENET1_RGMII_TXD3

J.31_33_35_PWR

SOM_3V3GND

USDHC#A_DAT2GND

GND

MIPI_CSI#A_DATA0_P

VCC_SOM

J1.77-MIPI_CSI_PWDN

MIPI_CSI#A_DATA1_P

VCC_SOM

UART#_DEBUG_RX

J1.71-ENET1_RGMII_RXD2

VCC_SOM

UART#_DEBUG_TX

J1.73-ENET1_RGMII_TXD0

VCC_SOM

J1.117-MIPI_CAM_OPT

GND

GND

MIPI_CSI#A_DATA2_P

GND

J1.75-MIPI_CAM_TRIGGER

J1.113-ENET1_RGMII_TX_CTL

VCC_SOM

I2C#A_SDA

USDHC#A_DAT3

GNDJ1.99-SATA_TXN-USB3_SS3_TX_N

J1.81-ENET1_RGMII_RXD1J1.79

J1.97-SATA_TXP-USB3_SS3_TX_P

UART#B_RX

J1.93-SATA_RXP-USB3_SS3_RX_P

MIPI_CSI#A_DATA1_NMIPI_CSI#A_DATA0_N

J1.91-SATA_RXN-USB3_SS3_RX_N

PWM#C

LVDS#B_TX3_N

J1.173

J1.141-DSI_D0M

AC#_LINEIN_RP

TP#_TS_X+

GND

J1.147-DSI_D1P

MIPI_CSI#A_CLK_P

UART#B_TX

GND

MIPI_CSI#A_CLK_N

UART#A_RX

LVDS#B_TX3_P

J1.153-HDMI_D2M

MIPI_CSI#A_DATA3_N

TP#_TS_Y+

AC#_LINEIN_LP

GND

GND

AC#_AGND

J1.177-ENET1_RGMII_TXD1

LVDS#A_TX3_P

J1.151-HDMI_D2P

MIPI_CSI#A_DATA2_N

LVDS#A_TX3_NLVDS#A_TX0_P

J1.145-DSI_D1MJ1.143-DSI_D0P

LVDS#A_TX0_N

GND

J1.157-HDMI_D0M

TP#_TS_X-GND

J1.155-HDMI_D0P

TP#_TS_Y-

MIPI_CSI#A_DATA3_P

R12 0R

(MDI_C+/ETH0_MDI_C_P/ETH0_MDI_C_P/ETH_TRX2_P) (MDI_A+/ETH0_MDI_A_P/ETH0_MDI_A_P/ETH_TRX0_P)(MDI_C-/ETH0_MDI_C_M/ETH0_MDI_C_M/ETH_TRX2_N) (MDI_A-/ETH0_MDI_A_M/ETH0_MDI_A_M/ETH_TRX0_N)

(MDI_D+/ETH0_MDI_D_P/ETH0_MDI_D_P/ETH_TRX3_P) (MDI_B+/ETH0_MDI_B_P/ETH0_MDI_B_P/ETH_TRX1_P)(MDI_D-/ETH0_MDI_D_M/ETH0_MDI_D_M/ETH_TRX3_N) (MDI_B-/ETH0_MDI_B_M/ETH0_MDI_B_M)/ETH_TRX1_N)

(PME_N_LED1/ETH0_LED_LINK_10_100_1000/ETH0_LED_LINK_10_100_1000/LED_LINK10_100_1000) (GETH_LED2/ETH0_LED_ACT/ETH0_LED_ACT/LED_ACT)(DMIC_CLK/DMIC_CLK/DMIC_CLK/DMIC_CLK) (PWM2_OUT/LVDS0.PWM0.OUT/MIPI_DSI0.PWM0.OUT/PWM1_OUT)(DMIC_DATA/DMIC_DATA/DMIC_DATA/DMIC_DATA)(AUD4_RXC/AUD.SAI1.RXC/ADMA.SAI0.RXC/SAI2_RXC) (AUD4_RXD/AUD.SAI1.RXD/ADMA.SAI0.RXD/SAI2_RXD0)(AUD4_TXFS/AUD.SAI1.TXFS/ADMA.SAI0.TXFS/SAI2_TXFS) (AUD4_RXFS/AUD.SAI1.RXFS/ADMA.SAI0.RXFS/SAI2_RXFS)(AUD4_TXD/AUD.SAI1.TXD/ADMA.SAI0.TXD/SAI2_TXD0) (AUD4_TXC/AUD.SAI0.TXC/ADMA.SAI0.TXC/SAI2_TXC)

(/CONN.ENET0.MDIO/CONN.ENET0.MDIO/ENET_MDIO)

(GPIO3_IO05/LSIO.GPIO3.IO06/LSIO.GPIO0.IO12/GPIO1_IO13) (ECSPI1_SS0/DMA.SPI1.CS0/ADMA.SPI2.CS0/ECSPI1_SS0)

(ECSPI1_MISO/DMA.SPI1.SDI/ADMA.SPI2.SDI/ECSPI1_MISO)(FLEXCAN1_TX/FLEXCAN0_TX/ADMA.FLEXCAN2.TX/CAN_TX) (ECSPI1_SCLK/DMA.SPI1.SCK/ADMA.SPI2.SCK/ECSPI1_SCLK)(FLEXCAN1_RX/DMA.FLEXCAN0.RX/ADMA.FLEXCAN2.RX/CAN_RX) (ECSPI1_MOSI/DMA.SPI1.SDO/ADMA.SPI2.SDO/ECSPI1_MOSI)

(UART2_CTS_B/DMA.UART1.RTS_B/ADMA.UART0.RTS_B/UART2_CTS_B)(UART2_TX_DATA/DMA.UART1.TX/ADMA.UART0.TX/UART2_TXD)

(UART2_RTS_B/DMA.UART1.CTS_B/ADMA.UART0.CTS_B/UART2_RTS_B)

(/CONN.ENET1.RGMII_RXD3/CONN.ENET1.RGMII_RXD3/)(UART2_RX_DATA/DMA.UART1.RX/ADMA.UART0.RX/UART2_RXD)

(/CONN.ENET1.RGMII_TXD2/CONN.ENET1.RGMII_TXD2/)(/CONN.ENET1.RGMII_TXD3/CONN.ENET1.RGMII_TXD3/)(/CONN.ENET1.RGMII_RXC/CONN.ENET1.RGMII_RXC/)

(SD2_CLK/CONN.USDHC1.CLK/CONN.USDHC1.CLK/SD2_CLK)(SD2_DATA0/CONN.USDHC1.DATA0/CONN.USDHC1.DATA0/SD2_DATA0) (SD2_DATA2/CONN.USDHC1.DATA2/CONN.USDHC1.DATA2/SD2_DATA2)(SD2_CMD/CONN.USDHC1.CMD/CONN.USDHC1.CMD/SD2_CMD) (SD2_DATA1/CONN.USDHC1.DATA1/CONN.USDHC1.DATA1/SD2_DATA1)

(SD2_DATA3/CONN.USDHC1.DATA3/CONN.USDHC1.DATA3/SD2_DATA3)(PWM1_OUT/LSIO.PWM2.OUT/LSIO.PWM3.OUT/PWM2_OUT)(GPIO2_IO14/LSIO.GPIO3.IO03/LSIO.GPIO3.IO01/GPIO5_IO11) (PWM3_OUT/LSIO.PWM3.OUT/LSIO.PWM2.OUT/PWM3_OUT)(GPIO1_IO01/LSIO.GPIO3.IO11/LSIO.GPIO5.IO09/) (/CONN.ENET1.RGMII_RXD2/CONN.ENET1.RGMII_RXD2/)(/CONN.ENET0.MDC/CONN.ENET0.MDC/ENET_MDC) (/CONN.ENET1.RGMII_TXD0/CONN.ENET1.RGMII_TXD0/)

(GPIO3_IO21/LSIO.GPIO3.IO02/LSIO.GPIO0.IO28/GPIO5_IO10)(GPIO3_IO22/LSIO.GPIO3.IO04/LSIO.GPIO0.IO26/GPIO5_IO12)

(GPIO4_IO14/LSIO.GPIO0.IO14/LSIO.GPIO4.IO22/GPIO2_IO012)(GPIO4_IO15/LSIO.GPIO0.IO18/LSIO.GPIO4.IO21/GPIO5_IO01) (/CONN.ENET1.RGMII_RXD1/CONN.ENET1.RGMII_RXD1/)(GPIO4_IO15/LSIO.GPIO0.IO18/LSIO.GPIO4.IO21/GPIO4_IO03) (UART1_RX_DATA/DMA.UART0.RX/ADMA.UART3.RX/UART4_RXD)(GPIO3_IO19/LSIO.GPIO0.IO22/LSIO.GPIO3.IO24/GPIO4_IO05) (UART1_TX_DATA/DMA.UART0.TX/ADMA.UART3.TX/UART4_TXD)(I2C1_SCL/DMA.I2C1.SCL/ADMA.I2C1.SCL/I2C2_SCL) (I2C1_SDA/DMA.I2C1.SDA/ADMA.I2C1.SDA/I2C2_SDA)(I2C3_SDA/DMA.I2C4.SDA/ADMA.I2C2.SDA/I2C3_SDA)(I2C3_SCL/DMA.I2C4.SCL/ADMA.I2C2.SCL/I2C3_SCL) (SATA_RXN/CONN.USB_SS3.RX_M_LN_0/CONN.USB_SS3.RX_M_LN_0/)(GPIO1_IO04/CONN.USB_OTG2.ID/CONN.USB_OTG2.ID/USB1_OTG_ID) (SATA_RXP/CONN.USB_SS3.RX_P_LN_0/CONN.USB_SS3.RX_P_LN_0/)(/CONN.ENET1.RGMII_TXC/CONN.ENET1.RGMII_TXC/)(POR_B/POR_B_3V3/POR_B_3V3/POR_B) (SATA_TXP/CONN.USB_SS3.TX_P_LN_0/CONN.USB_SS3.TX_P_LN_0/)(CLK1_N/HSIO.PCIE_IOB.EXT_REFCLK100M_N/HSIO.PCIE_IOB.EXT_REFCLK100M_N/PCIE1_REF_CLK_N) (SATA_TXN/CONN.USB_SS3.TX_M_LN_0/CONN.USB_SS3.TX_M_LN_0/)(CLK1_P/HSIO.PCIE_IOB.EXT_REFCLK100M_P/HSIO.PCIE_IOB.EXT_REFCLK100M_P/PCIE1_REF_CLK_P)(USB_H1_VBUS/CONN.USB_OTG1.VBUS/CONN.USB_OTG1.VBUS/USB2_VBUS)(USB_OTG_VBUS/CONN.USB_OTG2.VBUS/CONN.USB_OTG2.VBUS/USB1_VBUS)(USB_HOST_DN/CONN.USB_OTG1.DN/CONN.USB_OTG1.DN/USB2_D_N)(USB_HOST_DP/CONN.USB_OTG1.DP/CONN.USB_OTG1.DP/USB2_D_P)

(USB_OTG_DN/CONN.USB_OTG2.DM/CONN.USB_OTG2.DM/USB1_D_N) (/CONN.ENET1.RGMII_TX_CTL/CONN.ENET1.RGMII_TX_CTL/)(USB_OTG_DP/CONN.USB_OTG2.DP/CONN.USB_OTG2.DP/USB1_D_P) (UART5_RX_DATA/DMA.UART4.RX/ADMA.UART2.RX/UART2_RXD)

(GPIO6_IO03/LSIO.GPIO4.IO00/LSIO.GPIO3.IO23/GPIO1_IO08)(/CONN.ENET1.RGMII_RX_CTL/CONN.ENET1.RGMII_RX_CTL/) (CSI_D0P/MIPI_CSI0.DP0/MIPI_CSI0.DP0/CSI_P1_D0_P)(/CONN.ENET1.RGMII_RXD0/CONN.ENET1.RGMII_RXD0/) (CSI_D0M/MIPI_CSI0.DN0/MIPI_CSI0.DN0/CSI_P1_D0_N)(UART4_TX_DATA/DMA.UART2.TX/ADMA.UART1.TX/UART3_TXD) (CSI_D1M/MIPI_CSI0.DN1/MIPI_CSI0.DN1/CSI_P1_D1_N)

(CSI_D1P/MIPI_CSI0.DP1/MIPI_CSI0.DP1/CSI_P1_D1_P)(PCIE_TXM/HSIO.PCIE0.TX0_N/HSIO.PCIE0.TX0_N/PCIE1_TX_N) (CSI_D2P/MIPI_CSI0.DP2/MIPI_CSI0.DP2/CSI_P1_D2_P)(PCIE_TXP/HSIO.PCIE0.TX0_P/HSIO.PCIE0.TX0_P/PCIE1_TX_P) (CSI_D2M/MIPI_CSI0.DN2/MIPI_CSI0.DN2/CSI_P1_D2_N)

(CSI_D3M/MIPI_CSI0.DN3/MIPI_CSI0.DN3/CSI_P1_D3_N)(PCIE_RXP/HSIO.PCIE0.RX0_P/HSIO.PCIE0.RX0_P/PCIE1_RX_P) (CSI_D3P/MIPI_CSI0.DP3/MIPI_CSI0.DP3/CSI_P1_D3_P)(PCIE_RXM/HSIO.PCIE0.RX0_N/HSIO.PCIE0.RX0_N/PCIE1_RX_N) (CSI_CLK0P/MIPI_CSI0.CKP/MIPI_CSI0.CKP/CSI_P1_CK_N)

(CSI_CLK0M/MIPI_CSI0.CKN/MIPI_CSI0.CKN/CSI_P1_CK_P)(DSI_CLK0P/MIPI_DSI0.CKP//)(DSI_CLK0M/MIPI_DSI0.CKN//) (DSI_D0M/MIPI_DSI0.DN0//)

(DSI_D0P/MIPI_DSI0.DP0//)(HDMI_D1P/HDMI_TX0_DATA1_EDP1_P//) (DSI_D1M/MIPI_DSI0.DN1//)(HDMI_D1M/HDMI_TX0_DATA1_EDP1_N//) (DSI_D1P/MIPI_DSI0.DP1//)(HDMI_CLKM/HDMI_TX0_CLK_EDP3_N//)(HDMI_CLKP/HDMI_TX0_CLK_EDP3_P//) (HDMI_D2P/HDMI_TX0_DATA2_EDP0_P//)(HDMI_HPD/HDMI_TX0_HPD//) (HDMI_D2M/HDMI_TX0_DATA2_EDP0_N//)

(HDMI_D0P/HDMI_TX0_DATA0_EDP2_P//)(HDMI_D0M/HDMI_TX0_DATA0_EDP2_N//)

(LVDS0_TX1_N/LVDS0.T0BN/MIPI_DSI0.DN1/LVDS0_CH0_TX1_N)

(HDMI_DDCCEC/HDMI_TX0_CEC/)

(LVDS0_TX1_P/LVDS0.T0BP/MIPI_DSI0.DP1/LVDS0_CH0_TX1_P) (LVDS0_TX0_N/LVDS0.T0AN/MIPI_DSI0.DN0/LVDS0_CH0_TX0_N)(LVDS0_TX2_N/LVDS0.T0CN/MIPI_DSI0.DN2/LVDS0_CH0_TX2_N) (LVDS0_TX0_P/LVDS0.T0AP/MIPI_DSI0.DP0/LVDS0_CH0_TX0_P)(LVDS0_TX2_P/LVDS0.T0CP/MIPI_DSI0.DP2/LVDS0_CH0_TX2_P) (LVDS0_TX3_N/LVDS0.T0DN/MIPI_DSI0.DN3/LVDS0_CH0_TX3_N)(LVDS0_CLK_N/LVDS0.T0CLKN/MIPI_DSI0.CKN/LVDS0_CH0_CLK_N) (LVDS0_TX3_P/LVDS0.T0DP/MIPI_DSI0.DP3/LVDS0_CH0_TX3_P)(LVDS0_CLK_P/LVDS0.T0CLKP/MIPI_DSI0.CKP/LVDS0_CH0_CLK_P)

(UART5_TX_DATA/DMA.UART4.TX/ADMA.UART2.TX/UART2_TXD)(I2C2_SCL/DMA.I2C0.SCL or HDMI_TX0.DDC_SCL/ADMA.I2C3.SCL/I2C4_SCL)(I2C2_SDA/DMA.I2C0.SDA or HDMI_TX0.DDC_SDA/ADMA.I2C3.SDA) (UART4_RX_DATA/DMA.UART2.RX/ADMA.UART1.RX/UART3_RXD)

(/CONN.ENET1.RGMII_TXD1/CONN.ENET1.RGMII_TXD1/)(LVDS1_CLK_N/LVDS0.T1CLKN/MIPI_DSI1.CKN/LVDS0_CH1_CLK_N)(LVDS1_CLK_P/LVDS0.T1CLKP/MIPI_DSI1.CKP/LVDS0_CH1_CLK_P) (LVDS1_TX3_P/LVDS0.T1DP/MIPI_DSI1.DP3/LVDS0_CH1_TX3_P)(LVDS1_TX0_N/LVDS0.T1AN/MIPI_DSI1.DN0/LVDS0_CH1_TX0_N) (LVDS1_TX3_N/LVDS0.T1DN/MIPI_DSI1.DN3/LVDS0_CH1_TX3_N)(LVDS1_TX0_P/LVDS0.T1AP/MIPI_DSI1.DP0/LVDS0_CH1_TX0_P)(LVDS1_TX1_N/LVDS0.T1BN/MIPI_DSI1.DN1/LVDS0_CH1_TX1_N) (TS_X-/TS_X-/TS_X-/TS_X-) TP#_TS_X-(LVDS1_TX1_P/LVDS0.T1BP/MIPI_DSI1.DP1/LVDS0_CH1_TX1_P) (TS_X+/TS_X+/TS_X+/TS_X+) TP#_TS_X+(LVDS1_TX2_N/LVDS0.T1CN/MIPI_DSI1.DN2/LVDS0_CH1_TX2_N) (TS_Y+/TS_Y+/TS_Y+/TS_Y+) TP#_TS_Y+(LVDS1_TX2_P/LVDS0.T1CP/MIPI_DSI1.DP2/LVDS0_CH1_TX2_P) (TS_Y-/TS_Y-/TS_Y-/TS_Y-) TP#_TS_Y-(AGND/HPOUTFB/HPOUTFB/HPOUTFB) (AGND/AGND/AGND/AGND)(HPLOUT/HPLOUT/HPLOUT/HPLOUT) (LINEIN1_LP/LINEIN1_LP/LINEIN1_LP/LINEIN1_LP)(HPROUT/HPROUT/HPROUT/HPROUT) (LINEIN1_RP/LINEIN1_RP/LINEIN1_RP/LINEIN1_RP)

Page 4: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

04. VAR-SOM-MX8X Connector

GND J1.1ETH#A_MDI_C_P ETH#A_MDI_A_PETH#A_MDI_C_M ETH#A_MDI_A_M

GND GNDETH#A_MDI_D_P ETH#A_MDI_B_PETH#A_MDI_D_M ETH#A_MDI_B_M

GND GNDETH#A_LED_LINK_10_100_1000 ETH#A_LED_ACT

AC#_DMIC_CLK PWM#AAC#_DMIC_DATA GND

SAI#A_RXC_USDHC#A_RESET_B SAI#A_RXDSAI#A_TXFS SAI#A_RXFS_PCIE#A_RESET_BSAI#A_TXD SAI#A_TXC

GND GNDJ1.30-ENET_MDIO EXP_INT

VCC_SOM J.31_33_35_PWRVCC_SOM J.31_33_35_PWR

J1.36 J.31_33_35_PWRJ1.38_POWER GND

J1.40-MIPI_CAM_RST SPI#A_CS0

BOOT#_SEL SPI#A_SDIFLEXCAN#A_TX SPI#A_SCKFLEXCAN#A_RX SPI#A_SDO

J1.48 GNDUART#BT_RTS_B SOM_3V3

UART#BT_TX UART#BT_CTS_BJ1.54-ENET1_RGMII_RXD3 UART#BT_RXJ1.56-ENET1_RGMII_TXD2 J1.55-ENET1_RGMII_TXD3

J1.57-ENET1_RGMII_RXCJ1.58USDHC#A_CLK GNDUSDHC#A_DAT0 USDHC#A_DAT2USDHC#A_CMD USDHC#A_DAT1

GND USDHC#A_DAT3GND

J1.70-MIPI_CAM_SYNCJ1.72-USB3_INTB J1.71-ENET1_RGMII_RXD2J1.74-ENET_MDC J1.73-ENET1_RGMII_TXD0

GND J1.75-MIPI_CAM_TRIGGERGND J1.77-MIPI_CSI_PWDN

USDHC#A_CD_B J1.79J1.82-USB#A_HOST_PWR J1.81-ENET1_RGMII_RXD1

J1.84 UART#_DEBUG_RXJ1.86-MIPI_CAM_BUF_CTL UART#_DEBUG_TX

I2C#A_SCL I2C#A_SDAI2C#C_SDA GNDI2C#C_SCL J1.91-SATA_RXN-USB3_SS3_RX_N

USB#B_OTG_ID J1.93-SATA_RXP-USB3_SS3_RX_PJ1.96-ENET1_RGMII_TXC GND

J1.97-SATA_TXP-USB3_SS3_TX_PPCIE#A_REFCLK100M_N J1.99-SATA_TXN-USB3_SS3_TX_NPCIE#A_REFCLK100M_P GND

USB#A_HOST_VBUS VCC_SOMUSB#B_OTG_VBUS VCC_SOM

USB#A_HOST_DN VCC_SOMUSB#A_HOST_DP VCC_SOM

GND VCC_SOMUSB#B_OTG_DN J1.113-ENET1_RGMII_TX_CTLUSB#B_OTG_DP UART#B_RX

GND J1.117-MIPI_CAM_OPTJ1.120-ENET1_RGMII_RX_CTL MIPI_CSI#A_DATA0_P

J1.122-ENET1_RGMII_RXD0 MIPI_CSI#A_DATA0_NUART#A_TX MIPI_CSI#A_DATA1_N

GND MIPI_CSI#A_DATA1_PPCIE#A_TX0_N MIPI_CSI#A_DATA2_PPCIE#A_TX0_P MIPI_CSI#A_DATA2_N

GND MIPI_CSI#A_DATA3_NPCIE#A_RX0_P MIPI_CSI#A_DATA3_PPCIE#A_RX0_N MIPI_CSI#A_CLK_P

GND MIPI_CSI#A_CLK_NJ1.140-DSI_CLK0P GNDJ1.142-DSI_CLK0M J1.141-DSI_D0M

GND J1.143-DSI_D0PJ1.146-HDMI_D1P J1.145-DSI_D1MJ1.148-HDMI_D1M J1.147-DSI_D1PJ1.150-HDMI_CLKM GNDJ1.152-HDMI_CLKP J1.151-HDMI_D2PJ1.154-HDMI_HPD J1.153-HDMI_D2M

J1.155-HDMI_D0PJ1.156GND J1.157-HDMI_D0M

LVDS#A_TX1_N GNDLVDS#A_TX1_P LVDS#A_TX0_NLVDS#A_TX2_N LVDS#A_TX0_PLVDS#A_TX2_P LVDS#A_TX3_NLVDS#A_CLK_N LVDS#A_TX3_PLVDS#A_CLK_P GND

GND UART#B_TXI2C#B_SCL J1.173I2C#B_SDA UART#A_RX

GND J1.177-ENET1_RGMII_TXD1LVDS#B_CLK_N GNDLVDS#B_CLK_P LVDS#B_TX3_PLVDS#B_TX0_N LVDS#B_TX3_NLVDS#B_TX0_P GNDLVDS#B_TX1_N TP#_TS_X-LVDS#B_TX1_P TP#_TS_X+LVDS#B_TX2_N TP#_TS_Y+LVDS#B_TX2_P TP#_TS_Y-AC#_HPOUTFB AC#_AGNDAC#_HPLOUT AC#_LINEIN_LPAC#_HPROUT AC#_LINEIN_RP

POR_B#_3V3

PWM#B_CPT_INTPWM#C

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2A_1.6

04. VAR-SOM-MX8X Connector

A2

4 14Monday, November 18, 2019Aviad H.

Symphony-BoardSymphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2A_1.6

04. VAR-SOM-MX8X Connector

A2

4 14Monday, November 18, 2019Aviad H.

Symphony-BoardSymphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2A_1.6

04. VAR-SOM-MX8X Connector

A2

4 14Monday, November 18, 2019Aviad H.

Symphony-BoardSymphony-Board

VAR-SOM-MX8XJ1

GND2

/*/ETH0_MDI_C_P4

/*/ETH0_MDI_C_M6

GND8

/*/ETH0_MDI_D_P10

/*/ETH0_MDI_D_M12

GND14

/*/ETH0_LED_LINK_10_100_100016

ADMA_FLEXCAN1_RX/ADMA_SAI2_RXFS//ADMA_FTM_CH2///ADMA_SAI1_TXD////LSIO_GPIO1_IO17/*/DMIC_CLK18

ADMA_ACM_MCLK_OUT0/ADMA_ESAI0_TX_HF_CLK//ADMA_LCD_CLK///ADMA_SPI2_SDO////LSIO_GPIO0_IO20/*/DMIC_DATA20

ADMA_SPI0_CS1/ADMA_SAI0_RXC//ADMA_SAI1_TXD///ADMA_LCD_PWM0////LSIO_GPIO1_IO0722

ADMA_SPI0_SDO/ADMA_SAI0_TXFS//M40_I2C0_SDA///M40_GPIO0_IO01////LSIO_GPIO1_IO0624

ADMA_SPI0_SDI/ADMA_SAI0_TXD//M40_TPM0_CH0///M40_GPIO0_IO02////LSIO_GPIO1_IO0526

GND28

CONN_ENET0_MDIO/ADMA_I2C3_SDA//CONN_ENET1_MDIO////LSIO_GPIO5_IO1030

VBAT32

VBAT34

LICELL36

VDD_ENET1_1P8_2P5_3P3_IN38

ADMA_SPDIF0_EXT_CLK//ADMA_LCD_D12///CONN_ENET1_REFCLK_125M_25M////LSIO_GPIO0_IO1240

ADMA_I2C1_SCL/CONN_USB_OTG2_PWR////LSIO_GPIO4_IO0442

ADMA_FLEXCAN2_TX/ADMA_SAI3_RXFS//ADMA_UART3_TX///ADMA_SAI1_RXC////LSIO_GPIO1_IO2044

ADMA_FLEXCAN2_RX/ADMA_SAI3_RXD//ADMA_UART3_RX///ADMA_SAI1_RXFS////LSIO_GPIO1_IO1946

CI_PI_CSI_EN/CI_PI_CSI_I2C_SCL//ADMA_I2C3_SCL///ADMA_SPI1_SDI////LSIO_GPIO3_IO0248

ADMA_FLEXCAN0_RX/ADMA_SAI2_RXC//ADMA_UART0_RTS_B///ADMA_SAI1_TXC////LSIO_GPIO1_IO1550

ADMA_UART0_TX/ADMA_MQS_L//ADMA_FLEXCAN0_TX///SCU_UART0_TX////LSIO_GPIO1_IO2252

ADMA_ESAI0_TX1//ADMA_LCD_D05///CONN_ENET1_RGMII_RXD3////LSIO_GPIO0_IO0554

ADMA_ESAI0_FST/CONN_MLB_CLK//ADMA_LCD_D01///CONN_ENET1_RGMII_TXD2////LSIO_GPIO0_IO0156

GND58

CONN_USDHC1_CLK//ADMA_UART3_RX////LSIO_GPIO4_IO2360

CONN_USDHC1_DATA0/CONN_NAND_CE1_B//ADMA_MQS_L////LSIO_GPIO4_IO2562

CONN_USDHC1_CMD/CONN_NAND_CE0_B//ADMA_MQS_R////LSIO_GPIO4_IO2464

GND66

ADMA_UART1_CTS_B/LSIO_PWM3_OUT//ADMA_LCD_D17///LSIO_GPT1_COMPARE////LSIO_GPIO0_IO2468

CI_PI_CSI_MCLK/MIPI_CSI0_I2C0_SDA///ADMA_SPI1_SDO////LSIO_GPIO3_IO0170

CONN_ENET0_REFCLK_125M_25M/CONN_ENET0_PPS//CONN_ENET1_PPS////LSIO_GPIO5_IO0972

CONN_ENET0_MDC/ADMA_I2C3_SCL//CONN_ENET1_MDC////LSIO_GPIO5_IO1174

GND76

GND78

CONN_USDHC1_CD_B/CONN_NAND_DQS_P//ADMA_SPI2_CS0///CONN_NAND_DQS////LSIO_GPIO4_IO2280

CONN_USDHC1_WP/CONN_NAND_DQS_N//ADMA_SPI2_SDI////LSIO_GPIO4_IO2182

CI_PI_CSI_PCLK/MIPI_CSI0_I2C0_SCL///ADMA_SPI1_SCK////LSIO_GPIO3_IO0084

LSIO_QSPI0B_SS1_B/LSIO_QSPI1A_SS1_B//LSIO_KPP0_ROW3////LSIO_GPIO3_IO2486

ADMA_I2C1_SCL/CONN_USB_OTG1_PWR//CONN_USB_OTG2_PWR////LSIO_GPIO4_IO0388

MIPI_DSI1_GPIO0_IO01/ADMA_I2C2_SDA////LSIO_GPIO2_IO0090

MIPI_DSI1_GPIO0_IO00/ADMA_I2C2_SCL//MIPI_DSI1_PWM0_OUT////LSIO_GPIO1_IO3192

CONN_USB_OTG2_ID94

ADMA_ESAI0_FSR/CONN_ENET1_RCLK50M_OUT//ADMA_LCD_D00///CONN_ENET1_RGMII_TXC////CONN_ENET1_RCLK50M_IN96

POR_B_3V398

HSIO_PCIE_IOB_EXT_REFCLK100M_N100

HSIO_PCIE_IOB_EXT_REFCLK100M_P102

CONN_USB_OTG1_VBUS104

CONN_USB_OTG2_VBUS106

CONN_USB_OTG1_DN108

CONN_USB_OTG1_DP110

GND112

CONN_USB_OTG2_DM114

CONN_USB_OTG2_DP116

GND118

ADMA_SPDIF0_TX/ADMA_MQS_L//ADMA_LCD_D11///CONN_ENET1_RGMII_RX_CTL////LSIO_GPIO0_IO11120

ADMA_SPDIF0_RX/ADMA_MQS_R//ADMA_LCD_D10///CONN_ENET1_RGMII_RXD0////LSIO_GPIO0_IO10122

ADMA_UART1_TX/LSIO_PWM0_OUT//LSIO_GPT0_CAPTURE////LSIO_GPIO0_IO21124

GND126

HSIO_PCIE0_TX0_N128

HSIO_PCIE0_TX0_P130

GND132

HSIO_PCIE0_RX0_P134

HSIO_PCIE0_RX0_N136

GND138

LSIO_QSPI0B_DATA2/LSIO_QSPI1A_DATA2//LSIO_KPP0_COL3////LSIO_GPIO3_IO20/*/ADMA_ADC_IN0/M40_I2C0_SCL//M40_GPIO0_IO00////LSIO_GPIO1_IO10140

LSIO_QSPI0B_DATA0/LSIO_QSPI1A_DATA0//LSIO_KPP0_COL1////LSIO_GPIO3_IO18/*/ADMA_ADC_IN1/M40_I2C0_SDA//M40_GPIO0_IO01////LSIO_GPIO1_IO09142

GND144

SCU_DSC_BOOT_MODE1146

CI_PI_CSI_D06//ADMA_SAI2_RXD///SNVS_TAMPER_OUT4148

CI_PI_CSI_D02//ADMA_SAI0_RXC///SNVS_TAMPER_OUT0150

CI_PI_CSI_D03//ADMA_SAI0_RXD///SNVS_TAMPER_OUT1152

CI_PI_CSI_HSYNC/CI_PI_CSI_D00//ADMA_SAI3_RXFS///SNVS_TAMPER_IN3154

CI_PI_CSI_D07//ADMA_SAI2_RXFS///SNVS_TAMPER_IN0156

GND158

MIPI_DSI0_DN1160

MIPI_DSI0_DP1162

MIPI_DSI0_DN2164

MIPI_DSI0_DP2166

MIPI_DSI0_CKN168

MIPI_DSI0_CKP170

GND172

ADMA_SPI3_CS1/ADMA_I2C3_SCL//ADMA_LCD_RESET///ADMA_SPI2_CS0////ADMA_LCD_D16174

ADMA_ACM_MCLK_IN1/ADMA_I2C3_SDA//ADMA_LCD_EN///ADMA_SPI2_SCK////ADMA_LCD_D17176

GND178

MIPI_DSI1_CKN180

MIPI_DSI1_CKP182

MIPI_DSI1_DN0184

MIPI_DSI1_DP0186

MIPI_DSI1_DN1188

MIPI_DSI1_DP1190

MIPI_DSI1_DN2192

MIPI_DSI1_DP2194

ADMA_SAI0_RXD/ADMA_SAI1_RXFS//ADMA_SPI1_CS0///ADMA_LCD_D20////LSIO_GPIO0_IO27/*/HPOUTFB196

ADMA_FLEXCAN1_TX/ADMA_SAI3_RXC//ADMA_DMA0_REQ_IN0///ADMA_SAI1_RXD////LSIO_GPIO1_IO18/*/HPLOUT198

ADMA_SAI1_RXC/ADMA_SAI1_TXC///ADMA_LCD_D22////LSIO_GPIO0_IO30/*/HPROUT200

GND1

/*/ETH0_MDI_A_P3

/*/ETH0_MDI_A_M5

GND7

/*/ETH0_MDI_B_P9

/*/ETH0_MDI_B_M11

GND13

/*/ETH0_LED_ACT15

MIPI_DSI0_GPIO0_IO00/ADMA_I2C1_SCL//MIPI_DSI0_PWM0_OUT////LSIO_GPIO1_IO2717

GND19

ADMA_SPI0_CS0/ADMA_SAI0_RXD//M40_TPM0_CH1///M40_GPIO0_IO03////LSIO_GPIO1_IO0821

ADMA_SAI1_RXD/ADMA_SAI0_RXFS//ADMA_SPI1_CS1///ADMA_LCD_D21////LSIO_GPIO0_IO2923

ADMA_SPI0_SCK/ADMA_SAI0_TXC//M40_I2C0_SCL///M40_GPIO0_IO00////LSIO_GPIO1_IO0425

GND27

MIPI_CSI0_ACM_MCLK_OUT////LSIO_GPIO3_IO0429

NC31

NC33

NC35

GND37

ADMA_SPI2_CS0////LSIO_GPIO1_IO0039

ADMA_ACM_MCLK_IN0/ADMA_ESAI0_RX_HF_CLK//ADMA_LCD_VSYNC///ADMA_SPI2_SDI////LSIO_GPIO0_IO1941

ADMA_SPI2_SCK////LSIO_GPIO1_IO0343

ADMA_SPI2_SDO////LSIO_GPIO1_IO0145

GND47

SW_3P349

ADMA_FLEXCAN0_TX/ADMA_SAI2_RXD//ADMA_UART0_CTS_B///ADMA_SAI1_TXFS////LSIO_GPIO1_IO1651

ADMA_UART0_RX/ADMA_MQS_R//ADMA_FLEXCAN0_RX///SCU_UART0_RX////LSIO_GPIO1_IO2153

ADMA_ESAI0_SCKT/CONN_MLB_SIG//ADMA_LCD_D03///CONN_ENET1_RGMII_TXD3////LSIO_GPIO0_IO0355

ADMA_ESAI0_TX0/CONN_MLB_DATA//ADMA_LCD_D04///CONN_ENET1_RGMII_RXC////LSIO_GPIO0_IO0457

GND59

CONN_USDHC1_DATA2/CONN_NAND_WE_B//ADMA_UART3_CTS_B////LSIO_GPIO4_IO2761

CONN_USDHC1_DATA1/CONN_NAND_RE_B//ADMA_UART3_TX////LSIO_GPIO4_IO2663

CONN_USDHC1_DATA3/CONN_NAND_ALE//ADMA_UART3_RTS_B////LSIO_GPIO4_IO2865

GND67

ADMA_UART1_RTS_B/LSIO_PWM2_OUT//ADMA_LCD_D16///LSIO_GPT1_CAPTURE////LSIO_GPT0_CLK69

ADMA_ESAI0_TX2_RX3/CONN_ENET1_RMII_RX_ER//ADMA_LCD_D06///CONN_ENET1_RGMII_RXD2////LSIO_GPIO0_IO0671

ADMA_ESAI0_TX4_RX1//ADMA_LCD_D08///CONN_ENET1_RGMII_TXD0////LSIO_GPIO0_IO0873

ADMA_SAI0_TXFS/ADMA_SPI2_CS1//ADMA_SPI1_SCK////LSIO_GPIO0_IO2875

ADMA_SAI0_TXC/ADMA_SAI1_TXD//ADMA_SPI1_SDI///ADMA_LCD_D19////LSIO_GPIO0_IO2677

CI_PI_CSI_RESET/CI_PI_CSI_I2C_SDA//ADMA_I2C3_SDA///ADMA_SPI1_CS0////LSIO_GPIO3_IO0379

ADMA_ESAI0_TX3_RX2//ADMA_LCD_D07///CONN_ENET1_RGMII_RXD1////LSIO_GPIO0_IO0781

SCU_GPIO0_IO00/SCU_UART0_RX//M40_UART0_RX///ADMA_UART3_RX////LSIO_GPIO2_IO0383

SCU_GPIO0_IO01/SCU_UART0_TX//M40_UART0_TX///ADMA_UART3_TX////SCU_WDOG0_WDOG_OUT85

ADMA_I2C1_SDA/CONN_USB_OTG1_OC//CONN_USB_OTG2_OC////LSIO_GPIO4_IO0587

GND89

CONN_USB_SS3_RX_M_LN_091

CONN_USB_SS3_RX_P_LN_093

GND95

CONN_USB_SS3_TX_P_LN_097

CONN_USB_SS3_TX_M_LN_099

GND101

VBAT103

VBAT105

VBAT107

VBAT109

VBAT111

ADMA_ESAI0_SCKR//ADMA_LCD_D02///CONN_ENET1_RGMII_TX_CTL////LSIO_GPIO0_IO02113

ADMA_UART2_RX/ADMA_FTM_CH0//ADMA_FLEXCAN1_RX////LSIO_GPIO1_IO24115

LSIO_QSPI0B_SS0_B/LSIO_QSPI1A_SS0_B//LSIO_KPP0_ROW2////LSIO_GPIO3_IO23117

MIPI_CSI0_DP0119

MIPI_CSI0_DN0121

MIPI_CSI0_DN1123

MIPI_CSI0_DP1125

MIPI_CSI0_DP2127

MIPI_CSI0_DN2129

MIPI_CSI0_DN3131

MIPI_CSI0_DP3133

MIPI_CSI0_CKP135

MIPI_CSI0_CKN137

GND139

LSIO_QSPI0B_DATA1/LSIO_QSPI1A_DATA1//LSIO_KPP0_COL2////LSIO_GPIO3_IO19/*/ADMA_ADC_IN2/M40_UART0_RX//M40_GPIO0_IO02///ADMA_ACM_MCLK_IN0////LSIO_GPIO1_IO12141

LSIO_QSPI0B_DATA3/LSIO_QSPI1A_DATA3//LSIO_KPP0_ROW0////LSIO_GPIO3_IO21/*/ADMA_ADC_IN3/M40_UART0_TX//M40_GPIO0_IO03///ADMA_ACM_MCLK_OUT0////LSIO_GPIO1_IO11143

LSIO_QSPI0B_DQS/LSIO_QSPI1A_DQS//LSIO_KPP0_ROW1////LSIO_GPIO3_IO22/*/ADMA_ADC_IN5/M40_TPM0_CH1//M40_GPIO0_IO05////LSIO_GPIO1_IO13145

LSIO_QSPI0B_SCLK/LSIO_QSPI1A_SCLK//LSIO_KPP0_COL0////LSIO_GPIO3_IO17/*/ADMA_ADC_IN4/M40_TPM0_CH0//M40_GPIO0_IO04////LSIO_GPIO1_IO14147

GND149

CI_PI_CSI_D09//ADMA_SAI3_RXD///SNVS_TAMPER_IN2151

CI_PI_CSI_D08//ADMA_SAI3_RXC///SNVS_TAMPER_IN1153

CI_PI_CSI_D05//ADMA_SAI2_RXC///SNVS_TAMPER_OUT3155

CI_PI_CSI_D04//ADMA_SAI0_RXFS///SNVS_TAMPER_OUT2157

GND159

MIPI_DSI0_DN0161

MIPI_DSI0_DP0163

MIPI_DSI0_DN3165

MIPI_DSI0_DP3167

GND169

ADMA_UART2_TX/ADMA_FTM_CH1//ADMA_FLEXCAN1_TX////LSIO_GPIO1_IO23171

CI_PI_CSI_VSYNC/CI_PI_CSI_D01///SNVS_TAMPER_IN4173

ADMA_UART1_RX/LSIO_PWM1_OUT//LSIO_GPT0_COMPARE///LSIO_GPT1_CLK////LSIO_GPIO0_IO22175

ADMA_ESAI0_TX5_RX0//ADMA_LCD_D09///CONN_ENET1_RGMII_TXD1////LSIO_GPIO0_IO09177

GND179

MIPI_DSI1_DP3181

MIPI_DSI1_DN3183

GND185

ADMA_SPI3_SDO//ADMA_LCD_D14////LSIO_GPIO0_IO14/*/TS_X-187

ADMA_SPI3_SCK//ADMA_LCD_D13////LSIO_GPIO0_IO13/*/TS_X+189

ADMA_SPI3_CS0/ADMA_ACM_MCLK_OUT1//ADMA_LCD_HSYNC////LSIO_GPIO0_IO16/*/TS_Y+191

ADMA_SPI3_SDI//ADMA_LCD_D15////LSIO_GPIO0_IO15/*/TS_Y-193

/*/AGND195

ADMA_SAI0_TXD/ADMA_SAI1_RXC//ADMA_SPI1_SDO///ADMA_LCD_D18////LSIO_GPIO0_IO25/*/LINEIN1_LP197

ADMA_SAI1_RXFS/ADMA_SAI1_TXFS///ADMA_LCD_D23////LSIO_GPIO0_IO31/*/LINEIN1_RP199

Page 5: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

05. Power,Reset,Boot,RTC,EEPROM

RESET

1.5V BASE

Supply to mPCIe

MECHANICS

1.8V BASE

RTC BATTERY

BOARD ID

I2C ADD:0x68+R/Wn

SOM BOOTSTRPBoot Options: OFF : MX8/MX8X-eMMc ; MX6-NANDON : SD

[//SCU_BOOT_MODE1]

DC-IN - 12V

3.3V BASE

5V/8A FROM PWR JACK 3.3V/8A FROM PWR JACK

SOM Mounting standoff Chassis holes

For supporting MX6 SOMs with eMMC boot option:Remove R9Place R56,R11

Switch deafults to OFF,Must be set to ON when connectingMX6 based SOMs

Fiducial

FAN PWR SOM PWR

[/*/EMMC_BOOT//]assembly option

Address 0x54,0x55

[/*/EMMC_BOOT//]

GND

GND GND

BASE_PER_1V8BASE_PER_3V3BASE_PER_1V5BASE_PER_3V3

GND GND

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3GND

GND

GND

GND

VCC_3V3BASE_PER_3V3

SOM_3V3

VCC_12V

GND GND

VCC_12V

GND

VCC_3V3

BASE_PER_3V3

GND

GND

GNDGNDGND

GND

GND

GND

VCC_3V3

VCC_12V

VCC_5V

GND

VCC_5V

GND GND

BASE_PER_3V3BASE_PER_3V3 BASE_PER_3V3

GND

GNDGND

GNDGNDGND

AGND

VCC_12V VCC_5V

GND

VCC_3V3 VCC_SOM

VCC_3V3

VCC_SOMVCC_3V3

J.31_33_35_PWR

GNDGND

GND GND

GND GND

I2C#C_SCLI2C#C_SDA

AC#_AGNDBOOT#_SEL

J1.146-HDMI_D1P

POR_B#_3V3

J1.40-MIPI_CAM_RST

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2B

05. Power,Reset,Boot,RTC,EEPROM

A3

5 14Monday, November 18, 2019Aviad H.

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2B

05. Power,Reset,Boot,RTC,EEPROM

A3

5 14Monday, November 18, 2019Aviad H.

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

Project1.2B

05. Power,Reset,Boot,RTC,EEPROM

A3

5 14Monday, November 18, 2019Aviad H.

R58 0.0R

C85180pF

U20ISL12057IUZ

Vcc8

GND4

XI1

XO2

IRQ2#3

SDA5

SCL6

Fout7

U18RT7299BHGQW

SS/TR9 GND

2

GND3

PVIN4

PVIN5

RT/SYNC1

FB7

COMP8

GN

D15

VIN6

EN10

LX11

LX12

BOOT13

PGOOD14

J25

2 Pin Terminal Block

NC 12

R70475R 1%

C751uF

R61 100K

C84

47uF

12

FB

2120R

1.2AN

C

C159

100nF

C4933nFNC

R11 0RNC

C102

4.7uF

C868.2nF

R71

1.2K

SW3TDA01H0SB1R

1 2

R91 10K

C103

47uF

12

FB

1120R

1.2A

C87

47uF

12

J24

DC 2.0mm1234

D12

C158

10uF

R66221R 1%

U4TLV70215DBVR

VIN1

EN3

GND2

VOUT5

NC4

C104

47uF

12

HOLE1

NC

EA

RT

H1

C110

47uF

12C81 10nF

SW6

TDA01H0SB1R

12

R83174K 1%

C88

100nF

C145

47uF

12

C80

100nF

D5

30V,100mA

HOLE3

NC

EA

RT

H1

C109

47uF

12

C28

100nF

R6047K

R121221R 1%

D7

D23

C79 10nF

HOLE2

NC

EA

RT

H1

J9

HDR2.54_2x1_Shrouded

12

D24

C37

4.7uF

R12

036

5R

L3

4.7uH1 2

FB6

120R 1.2A

HOLE4

NC

EA

RT

H1

C78

100nF

FD1

NC

R9 0R

C108

4.7uF

U7 TPS3808G30

SENSE5

CT4

MR3

VC

C6

VS

S2

RST1

C11

100nF

C744.7uF

D15BAT54CLT1G

1

3

2

R75 4.3K 1%

MS1

TH-1_6-3_0-M2

NC

FD3

NC

R6710K

R1091.47K 1%

C43

2.2uF

C421uF

D11

TP

D1E

10B

09D

PY

R

R86107K 1%

R42100KNC

Y2

32.768KHz12

ADD= 0xAx

'1' = WP

U3 BR24G04NUX-3TTR

A01

A12

A23

VSS4

SDA5SCL6WP7VCC8

PA

D9

FD2

NC

MS2

TH-1_6-3_0-M2

NC

U17TLV70218DBVR

VIN1

EN3

GND2

VOUT5

NC4

R8223.7K 1%

SW71101M2S3CQE2

C101

100nF

R594.7K

FD4

NC

R4010K

C89

22uF

L2

4.7uH1 2

C105

10uF

R74 0RNC

U29FPF2193

FLAGA1

ENA2 Vout

B1Vin

B2

IsetC1

GNDC2

R56 0RNC

C82180pF

R17 0RNC

MS4

TH-1_6-3_0-M2

NC

D14

D21PGB1010603MR

C106

10uF

R8523.7K 1%

JBT1CR1225-HOLDER

+1

-3

++

2

SW5

FSM4JSMATR

12

34

Q2 AON7407

D5D6D7D8

S2 S3

G4

S1

C838.2nF

Q12N7002P

3

1

2

MS3

TH-1_6-3_0-M2

NC

R76 2.4K 1%C99

10uF

R119 10K

D13

R7210K

U19RT7299BHGQW

SS/TR9 GND

2

GND3

PVIN4

PVIN5

RT/SYNC1

FB7

COMP8

GN

D15

VIN6

EN10

LX11

LX12

BOOT13

PGOOD14

C100

10uF

C107

100nF

R81 100K

R92 10K

R84 100K

COIN_IN

VCC_RTCRTC_IN

XI

XO

VCC_12V_PJ

VCC_3V3_BAD_B

VCC_3V3_BAD_B

VCC_5V_BAD_B

VCC_5V_BAD_B

MRn

RST_CT

SENSE

FAN_PWR

Page 6: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Headphones

Line In

uSD CARD

DIGITAL MIC

06. uSD, Audio,CAN

CAN BUS

SD POWER

GND

GND

GND

GND

AGND GND GND

GND GNDAGND

GND

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_3V3

BASE_PER_1V8

SW_3P3_SD1

BASE_PER_3V3

GND

BASE_PER_3V3

GND

SW_3P3_SD1

BASE_PER_3V3

GND

GND

USDHC#A_DAT1USDHC#A_DAT0

USDHC#A_DAT3USDHC#A_DAT2

USDHC#A_CMD

USDHC#A_CLK

AC#_HPLOUT

AC#_HPROUT

AC#_LINEIN_RP

AC#_LINEIN_LP

AC#_HPOUTFB

USDHC#A_CD_B

AC#_DMIC_CLK

AC#_DMIC_DATA

FLEXCAN#A_TX

CANH0

FLEXCAN#A_RXCANL0

SAI#A_RXC_USDHC#A_RESET_B

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

06. uSD, Audio,CAN

A4

6 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

06. uSD, Audio,CAN

A4

6 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

06. uSD, Audio,CAN

A4

6 14Monday, November 18, 2019Aviad H.

Symphony-Board

J12

STEREO JACK12

3

R11510K

U1SPM0423HD4H-WB

VDD6

L/R2

GND3

GND1

DATA5

CLK4

U13

TCAN332GD

TXD1

GND2

VCC3

RXD4

NC15

CANL6

CANH7

NC28

R900R NC

C12

100nF

J14STEREO JACK

12

3

C181

4.7uF

Q32N7002P

3

1

2

C361uF

C66

100nF

C291uF

R72.2K

J28 MR01A-01202

CD/DAT32 CMD3 VDD4 CLK5 VSS6 DAT07

DAT21

DAT18

SHL10

SHL13

CD9

SHL11SHL12

R202.2K

C41 10uF

Q4TPS27082L

1

3

26

5

4

C181uF

D8

C120100nF

R68120R

D4

D18IP4220CZ6

4

25

3

16

R107100K

D17IP4220CZ6

4

25

3

16

R3 0R

R320R

D2

TP

D1E

10B

09D

PY

R

C1211uF

R45 0R

C13

4.7uF

J2

HEADER 2X1

NC12

R892.2K

C50 10uF

R4 0R

D1

TP

D1E

10B

09D

PY

R

R12510K

AC#_HPROUT_C

AC#_HPLOUT_C

AC#_LLINEIN_C

AC#_RLINEIN_C

AC#_DMIC_CLK_R

AC#_DMIC_DATA_R

USDHC#A_CD_B

USDHC#A_DAT1

USDHC#A_DAT0

USDHC#A_CLK

USDHC#A_DAT2 USDHC#A_DAT3

USDHC#A_CMD

Page 7: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

MIPI-CSI

07. Camera, HDMI, DP

MX6/MX8-HDMI, MX8-DP, MX8X-CSI

[//CSI_D04]

[//CSI_D02][//CSI_D03] [//CSI_D01]

[//CSI_D00]

[//CSI_D06][//CSI_D07]

[//CSI_EN][//CSI_PCLK][//CSI_VSYNC][//CSI_HSYNC][//CSI_D05]

[//CSI_RST_B]

LAYOUT NOTE:

HS mode: DIFFLP mode: SELane rate 1.5Gbps

Differential Impedance:100 ohms SE 50 ohms

DIR L: B>A H: A>B

HSEC8-113-01-L-RA-MATING - FOR HDMI/DP ADAPTERHSEC8-113-01-L-DV-A-K-MATING - FOR MX8X Camera Adap ter

Note:U32 switch is to enable support for: Parallel camera, HDMI, DP adaptor boards.Switch chooses between:1)I2C#B which can exporton VAR-SOM-MX8X: I2C3 Used by parallel cameraon VAR-SOM-MX8: HDMI DDC Used by HDMI (GPIO1_22 in should be set High in SW)and between2) VAR-SOM-MX8(DP assembly option): HDMI AUX used by DP

Switch can be omitted when designing for only one of the the above interfaces.

BASE_PER_1V8BASE_PER_3V3

GND GND

GND

GND GND

BASE_PER_3V3VCC_5V

BASE_PER_3V3

BASE_PER_1V8

GND

BASE_PER_3V3

BASE_PER_1V8

GND

BASE_PER_3V3 BASE_PER_1V8

GND GND

GND

BASE_PER_3V3

GND

GND

BASE_PER_1V8

GND

GND

I2C#A_SDAI2C#A_SCL

J1.155-HDMI_D0PJ1.157-HDMI_D0M

J1.146-HDMI_D1PJ1.148-HDMI_D1M

J1.152-HDMI_CLKPJ1.150-HDMI_CLKM

J1.151-HDMI_D2PJ1.153-HDMI_D2M

J1.48J1.84J1.173J1.154-HDMI_HPDJ1.156-HDMI_DDCCEC

J1.79

MIPI_CSI#A_DATA3_PMIPI_CSI#A_DATA3_N

MIPI_CSI#A_DATA2_NMIPI_CSI#A_DATA2_P

MIPI_CSI#A_DATA1_NMIPI_CSI#A_DATA1_P

MIPI_CSI#A_CLK_NMIPI_CSI#A_CLK_P

MIPI_CSI#A_DATA0_NMIPI_CSI#A_DATA0_P

J1.77-MIPI_CSI_PWDNJ1.117-MIPI_CAM_OPTJ1.70-MIPI_CAM_SYNC

J1.86-MIPI_CAM_BUF_CTL

J1.75-MIPI_CAM_TRIGGER

I2C#B_SCLI2C#B_SDA

LVDS#B_TX3_PLVDS#B_TX3_N

J1.40-MIPI_CAM_RST

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

07. Camera, HDMI, DP

A3

7 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

07. Camera, HDMI, DP

A3

7 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

07. Camera, HDMI, DP

A3

7 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

R69

10K

R129

10K

NC

J19HSEC8-130-01-SM-DV-A-MATING

VCC_3V31

VCC_3V33

VCC_1V85

VCC_1V87

DGND9

CSI_P1_DP011

CSI_P1_DN013

DGND15

CSI_P1_CKP17

CSI_P1_CKN19

DGND21

CSI_P1_DP123

CSI_P1_DN125

DGND27

CSI_P1_DP229

CSI_P1_DN231

DGND33

CSI_P1_DP335

CSI_P1_DN337

DGND39

CSI_P1_TRIGGER41

DGND43

CSI_P1_SYNC45

CSI_P1_OPT47

CSI_P1_RST49

CSI_P1_PWR_EN51

DGND53

CSI_P1_I2C_SCL55

CSI_P1_I2C_SDA57

DGND59

DGND 2

CSI_P2_I2C_SDA 4

CSI_P2_I2C_SCL 6

DGND 8

CSI_P2_PWR_EN 10

CSI_P2_RST 12

CSI_P2_OPT 14

CSI_P2_SYNC 16

DGND 18

CSI_P2_TRIGGER 20

DGND 22

CSI_P2_DN3 24

CSI_P2_DP3 26

DGND 28

CSI_P2_DN2 30

CSI_P2_DP2 32

DGND 34

CSI_P2_DN1 36

CSI_P2_DP1 38

DGND 40

CSI_P2_CKN 42

CSI_P2_CKP 44

DGND 46

CSI_P2_DN0 48

CSI_P2_DP0 50

DGND 52

VCC_1V8 54

VCC_1V8 56

VCC_3V3 58

VCC_3V3 60

VCCA<= VCCB

U15TXS0104E

VCCA1

A12

A23

A34

A45

NC06

GND7

OE8NC1

9 B410 B311 B212 B113 VCCB14

EP15

C184 100nF

R73

10K

U16SN74AVC4T774

A11

A22

A33

A44

DIR35

DIR46

B112

/OE7

GND8

B49B310B211

DIR216 DIR115

VCCA14

VCCB13

C157

100nF

KEY

BO

T

TO

P

J13

HSEC8-113-01-L-RA-MATING

1357911

13151719212325

2468

1012

14161820222426

C72

100nF

U32TMUX136RSER

A11

A22 COM1

8

B24 B13

EN6

COM27

GN

D5

SEL9

VC

C10

VCC

GND

U14

SN74LV1T125DCKR

1

2

3 4

5

C70

4.7uF

C77

100nF

C71

4.7uF

C76

100nF

C73

100nF

CAM_I2C_SDACAM_I2C_SCL

HDMI_DDC_SCL_DP_AUX_PHDMI_DDC_SDA_DP_AUX_N

CAM_I2C_SCLCAM_I2C_SDA

J1.40-MIPI_CAM_RST_1V8J1.77-MIPI_CSI_PWDN_1V8

J1.75-MIPI_CAM_TRIGGER_1V8

J1.117-MIPI_CAM_OPT_1V8J1.70-MIPI_CAM_SYNC_1V8

J1.77-MIPI_CSI_PWDN_1V8J1.117-MIPI_CAM_OPT_1V8J1.70-MIPI_CAM_SYNC_1V8

J1.75-MIPI_CAM_TRIGGER_1V8

HDMI_DP_SEL

HDMI_DP_SEL

J1.40-MIPI_CAM_RST_1V8

Page 8: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

08. Ethernet

MX8/MX8X- Gigabit Ethernet (External)

Giga Ethernet Differential Pair,Follow Giga Ethernet routingguidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

LAYOUT NOTE:

Gigabit Ethernet (Internal)

Giga Ethernet Differential Pair,Follow Giga Ethernet routingguidelines.Differential Impedance: 100 ohms

LEDs - active LOW, address 00101b

SYMVER

S="L" B0<>AS="H" B1<>A

MX6-VCC_SOM{MX8/MX8X}-ETH#1_VDDIO_REG

Gigabit Ethernet (External) / Header selection

ETH1_VDDIO_REG ETH1_VDDH_REG

BASE_PER_3V3 ETH1_DVDDL

GNDGND GNDGND GND GND GND

GND GND GND GND

GND GND GND

GND

GNDGND GND

GND GNDGND GND GND GND

BASE_PER_3V3

BASE_PER_3V3

GND

GND

ETH1_VDDH_REG

BASE_PER_3V3

BASE_PER_3V3

GND

BASE_PER_3V3

GND

GND GND

ETH1_VDDIO_REG

ETH1_VDDIO_REG VCC_SOM

GND

GND

EXP_ENET1_RESET_B

J1.30-ENET_MDIOJ1.74-ENET_MDC

ETH#A_MDI_A_P ETH#A_LED_ACTETH#A_MDI_A_M

ETH#A_MDI_B_PETH#A_MDI_B_M

ETH#A_MDI_C_PETH#A_MDI_C_M ETH#A_LED_LINK_10_100_1000

ETH#A_MDI_D_PETH#A_MDI_D_M

EXP_ENET_SEL EXP_ENET_SEL

J1.81-ENET1_RGMII_RXD1J1.120-ENET1_RGMII_RX_CTL

J1.57-ENET1_RGMII_RXC

J1.177_EXTJ1.73_EXT

J1.56_EXTJ1.55_EXT

J1.113-ENET1_RGMII_TX_CTLJ1.96-ENET1_RGMII_TXCJ1.73-ENET1_RGMII_TXD0

J1.177-ENET1_RGMII_TXD1J1.56-ENET1_RGMII_TXD2J1.55-ENET1_RGMII_TXD3

J1.113_EXTJ1.96_EXT

J1.81_EXTJ1.120_EXTJ1.57_EXT

J1.54-ENET1_RGMII_RXD3

J1.54_EXT

J1.122-ENET1_RGMII_RXD0J1.71-ENET1_RGMII_RXD2

J1.122_EXTJ1.71_EXT

J1.38_POWER

EXP_SOM_VSELECT

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

08. Ethernet

A3

8 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

08. Ethernet

A3

8 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

08. Ethernet

A3

8 14Monday, November 18, 2019Aviad H. <Approved By>

Symphony-Board

Gre

enY

ello

w

Ora

gne

J21 S26-ZZ-0018

L2Y-

L1Y+

L4G_O_1

TCT3R1

TD3-R2 TD3+R3

TD2+R4

TCT4R7

TD4+R8

TD4-R9

TD1-R10

SH1SH1

SH2SH2

TD2-R5

TCT2R6

TD1+R11

TCT1R12

L5G_O_2

R78

49.9R 1%

R46

10K

C46

100nF

SGMII/1000FX

1588v2

U11

AR8033-AL1A-R

LED_LINK_100024

VD

D33

4

LED_LINK_10_10026

TXD036

TXD137

TXD238

TXD339

GTX_CLK35

TX_EN34

RXD327

RXD130 RXD031

RX_DV32

SIP46

RX_CLK33

MDC1 MDIO

48

INT_N5

DV

DD

L47

LX3

CLK25M25

RESET_N2

RBIAS9

XTLO6

XTLI7

AV

DD

3316

PPS22

SIN45

TRXP_011

TRXM_012

TRXP_114

TRXM_115

TRXP_217

TRXM_218

TRXP_320

TRXM_321

WOL_INT40

RXD228

VD

DH

_RE

G10

P_G

ND

49A

VD

DL#

18

LED_ACT23

AV

DD

L#2

13

AV

DD

L#3

19

VD

DIO

_RE

G29

AV

DD

L#4

44

SOP43

SON42

SD41

C62

100nF

U9 NFL18ST207X1C3

C45

1uF

C47

470pF

C94

100nF

C55

4.7uF

C91

100nF

C52

470pF

C95

100nF

C56

4.7uF

U8

TS3A27518ERTWR

COM11

VCC5

NO18

COM23

EN#17

NO210

COM34

GND2

SEL45611

NO312

COM46

COM69

NO613NO414

COM57

NO515

NC619

NC222

SEL12321

NC516

NC418

NC123

NC320

N.C.24

EP25

C92

100nF

U10

TS3A27518ERTWR

COM11

VCC5

NO18

COM23

EN#17

NO210

COM34

GND2

SEL45611

NO312

COM46

COM69

NO613NO414

COM57

NO515

NC619

NC222

SEL12321

NC516

NC418

NC123

NC320

N.C.24

EP25

R80 49.9R 1%

C51

100nF

C53

470pF

C96

100nF

L14.7uH

12

R48

10K

C93

100nF

C97

100nF

C59

100nF

R652.37K 1%

Gre

enY

ello

w

Ora

gne

J20 S26-ZZ-0018

L2Y-

L1Y+

L4G_O_1

TCT3R1

TD3-R2 TD3+R3

TD2+R4

TCT4R7

TD4+R8

TD4-R9

TD1-R10

SH1SH1

SH2SH2

TD2-R5

TCT2R6

TD1+R11

TCT1R12

L5G_O_2

R62

10K

C58

100nF

C57

100nF

C1261nF 2KV

FB5120R 1.2A

C54

100nF

C67

22pF

C68

22pF

FB4120R 1.2A

C60

1uF

R79 49.9R 1%

C1351nF 2KV

C90

100nF

C61

100nF

C64

100nF

C63

1uF

Y1

25 Mhz

1

2

3

4C48

100nF

C44

100nF

C65

4.7uF

R47 0RNC

R77

49.9R 1%

U12

FSA5157P6X

S6

VC

C5

GN

D2

B03

4A

B11

ETH1_AVDD33

ETH1_LX_OUT

ETH1_MDI_A_PENET1_RGMII_RXD0 ETH1_MDI_A_MENET1_RGMII_RXD1ENET1_RGMII_RXD2

ETH1_MDI_B_PETH1_MDI_B_M

ENET1_RGMII_RXC_ARENET1_RGMII_RX_CTL

ETH1_MDI_C_PENET1_RGMII_TXD0 ETH1_MDI_C_MENET1_RGMII_TXD1ENET1_RGMII_TXD2ENET1_RGMII_TXD3 ETH1_MDI_D_P

ETH1_MDI_D_MENET1_RGMII_TXCENET1_RGMII_TX_CTL

ETH1_LED_ACTETH1_LED_LINK_10_100ETH1_LED_LINK_1000

ETH1_CLK_O

ETH1_CLK_I

ETH1_AVDDL

ENET1_RGMII_RXD3

ENET1_RGMII_RXC

ETH1_LED_ACT

ETH1_LED_LINK_1000

ETH1_LED_LINK_10_100

ENET1_RGMII_TX_CTLENET1_RGMII_TXCENET1_RGMII_TXD0ENET1_RGMII_TXD1ENET1_RGMII_TXD2ENET1_RGMII_TXD3

ENET1_RGMII_RXD1ENET1_RGMII_RX_CTLENET1_RGMII_RXC

ENET1_RGMII_RXD3

ENET1_RGMII_RXD0ENET1_RGMII_RXD2

ENET1_RGMII_RXD0

Page 9: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Note: 1. Default always ON, To disable clock install R21.2. Replacement PN: AB-557-03-HCHC-F-L-C-T

Differential Impedance:100 ohms

LAYOUT NOTE:

LAYOUT NOTE:PCIE Differential Pairs, Follow PCIe routing guidelines.Differential Impedance: 85 ohmsLength match +/-5mil

1.5V_LDO Current limited to 300mA

PCIe CLK

09. PCIe

Place parallel termination resistorsclose to the mPCIe connector

Place parallel termination resistorsas close to the SOM connector as possible.

To use internal SoC clock:install 100nF instead of R37,R38remove R22,R23,R35,R36

mPCIexp

LAYOUT NOTE:

LAYOUT NOTE:Place AC caps close to the connector

LAYOUT NOTE:

GND

GND

GND

GND

GND GND

GND

GND

BASE_PER_3V3BASE_PER_1V5

BASE_PER_3V3

PCIE#A_REFCLK100M_PPCIE#A_REFCLK100M_N

PCIE#A_RX0_N

PCIE#A_RX0_P

PCIE#A_TX0_P

PCIE#A_TX0_NI2C#A_SDA

I2C#A_SCL

SAI#A_RXFS_PCIE#A_RESET_B

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

09. PCIe

A4

9 14Monday, November 18, 2019Aviad H. <Approved By>

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

09. PCIe

A4

9 14Monday, November 18, 2019Aviad H. <Approved By>

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

09. PCIe

A4

9 14Monday, November 18, 2019Aviad H. <Approved By>

C7100nF

R230R

C4

100nF

R1 49.9R

FB3120R 1.2A

C6

100nF

R210RNC

R360R

R2 49.9R

C5

100nF

R350R

TP1

C3

4.7uF

R50

49.9R

C31

100nF

C30

100nF

C40

100uFC33

4.7uF

C1

100uF

J15

MM60-52B1-E1-R650

WAKE#1

COEX13

COEX25

CLKREQ#7

GND19

REFCLK-11

REFCLK+13

GND215

Reserved/UIM_C817

Reserved/UIM_C419

GND321

PERn023

PERp025

GND427

GND529

PETn031

PETp033

GND635

GND1437

+3.3Vaux139

+3.3Vaux241

GND1343

Reserved745

Reserved847

Reserved949

Reserved1051

3.3V_12

GND74

1.5V_16

UIM_PWR8

UIM_DATA10

UIM_CLK12

UIM_RESET14

UIM_VPP16

GND818

W_DISABLE#20

PERST#22

+3.3Vaux24

GND926

1.5V_228

SMB_CLK30

SMB_DATA32

GND1034

USB_D-36

USB_D+38

GND1140

LED_WWAN#42

LED_WLAN#44

LED_WPAN#46

1.5V_348

GND1250

3.3V_252

TP2

C34

100uF

R38 0RNC

C32

2.2uF

C39

2.2uF

R49

49.9R

R37 0RNC

C8100nF

C38

100nF

U6

DSC557-0344FL1T

OE1

NC_22

NC_33

VS

S4

NC_55

NC_66

NC_77 CLK1+

8

CLK1-9

CLK0-10CLK0+11V

DD

112

VD

D0

13

EP

15

NC_1414

R220R

PWR_OSC_PCIE

OSC_PCIE_CLK1_POSC_PCIE_CLK1_N

OSC_PCIE_CLK0_NOSC_PCIE_CLK0_P

PCIe_CTXM

PCIe_CRXPPCIe_CRXM

PCIe_CTXP

PCIE#A_DIS_B

PCIE#A_REFCLK100M_N_CPCIE#A_REFCLK100M_P_C

PCIE#A_REFCLK100M_P_CPCIE#A_REFCLK100M_N_C

PCIE#A_WAKE_B

Page 10: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

USB UART DEBUG

BACK

GP BUTTON GP LED

10. Debug, GPIO Exp, Buttons, LED

USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Length Match: +/- 100 milsDifferential Impedance: 90 ohms

LAYOUT NOTE:

HOME

MENU

GPIO EXPANDER

I2C ADDRESS= 0x20

GND

DEBUG_VBUS3V3OUT

BASE_PER_3V3 3V3OUT

DEBUG_VBUS_C

3V3OUT

GND GND

GND GNDGND

GNDGND

GND

GND

GND GND

GND

BASE_PER_3V3

GND

GND

BASE_PER_3V3

GND

GND

GNDGNDGNDGND

UART#_DEBUG_RX

UART#_DEBUG_TX

EXP_LEDEXP_SW1

EXP_SW2

EXP_SW3

EXP_LEDI2C#A_SDA EXP_SW1I2C#A_SCL EXP_SW2

EXP_SW3EXP_USB3_SATA_SELEXP_ENET1_RESET_BEXP_SOM_VSELECTEXP_ENET_SEL

EXP_INT

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

10. Debug, GPIO Exp, Buttons, LED

A4

10 14Monday, November 18, 2019Aviad H. <Approved By>

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

10. Debug, GPIO Exp, Buttons, LED

A4

10 14Monday, November 18, 2019Aviad H. <Approved By>

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

10. Debug, GPIO Exp, Buttons, LED

A4

10 14Monday, November 18, 2019Aviad H. <Approved By>

TP5

R30

10K

C133

100nF

L6MCZ1210AH900L2T

14

3 2

U24FT230XQ

TXD15

RTS#16

VC

CIO

1

RXD2

GN

D13

CTS#4

CBUS25

CBUS314

CBUS012

CBUS111

GN

D3

VCC10

RESET#9

EP

AD

17

3V3O

UT

8

USBDM7

USBDP6

C144

10nF

R1910K

C125

100nF

TP6

FB8120R 1.2A

C134

4.7uF

SW2

FSM4JSMATR

12

34

'0'-B->A

U23SN74AVC4T245

VCCA1

1DIR2

2DIR3

1A14

1A25

2A16

2A27

GND8

GND92B2102B1111B2121B1132OE#141OE#15VCCB16

PA

D17

D3TPD1E10B09DPYR

D6TPD1E10B09DPYR

U5

PCA9534PWR

A01

A12

A23

P04

P15

P26

P37

GND8

P49

P510

P611

P712

INT13 SCL14 SDA15 VCC16

J29USB MICRO AB

VCC1

DATAN2

DATAP3

ID4

GND5

S6

S7

S11

S10

C35

100nF

R64 221R 1%R24

100K

R44

10KN

C

SW4

FSM4JSMATR

12

34

C122

100nF

R25

100K

C185

1uF

R26

100K

C123

100nF

R29

10K

U28TPD4EUSB30

D1+1

D1-2

GND3

D2+4

D2-5

NC110

NC29

GND8

NC37

NC46

C124

100nF

R27

100K

D10

SW1

FSM4JSMATR

12

34

R28

10K

R43

10K

D9TPD1E10B09DPYR

USB_DEBUG_DM

USB_DEBUG_DP

USB_DEBUG_DM_CUSB_DEBUG_DP_C

Page 11: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

11. LVDS, DSI, Touch

RESISTIVE TOUCH

CAPACITIVE TOUCHMIPI DSI DISPLAY

LAYOUT NOTE:LVDS Differential Pair, FollowLVDS routing guidelines.Differential Impedance: 100 ohms

LVDS DISPLAY A

LVDS Differential Pair, FollowLVDS routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

LVDS DISPLAY B

LVDS Differential Pair, FollowLVDS routing guidelines.Differential Impedance: 100 ohms

LAYOUT NOTE:

[//QSPI0B_DATA1/*/ADC_IN2] [//QSPI0B_DATA3/*/ADC_IN3][//QSPI0B_DQS/*/ADC_IN5]

[//QSPI0B_SCLK/*/ADC_IN4]

[//QSPI0B_DATA0/*/ADC_IN1][//QSPI0B_DATA2/*/ADC_IN0]

Short circuit protection

Note: Please see note on Headers pageregarding Touch interrupt

GND

GNDGNDGND

GND

BASE_PER_3V3

GND

GND GND

GND

GND

GND GND

GND

GND

BASE_PER_1V8

GND

BASE_PER_3V3

VCC_DISP_3V3

VCC_DISP_3V3

VCC_DISP_3V3VCC_DISP_3V3

VCC_DISP_5V

GND

VCC_5V

VCC_DISP_5VVCC_DISP_5V

VCC_5VBASE_PER_3V3

PWM#B_CPT_INTI2C#C_SCLI2C#C_SDA

LVDS#A_TX1_NLVDS#A_TX1_PLVDS#A_TX2_N LVDS#A_TX2_P

LVDS#A_CLK_NLVDS#A_CLK_P

LVDS#A_TX0_N LVDS#A_TX0_P

PWM#A

I2C#A_SDAI2C#A_SCL

LVDS#A_TX3_NLVDS#A_TX3_P LVDS#B_TX3_P

LVDS#B_TX0_N

LVDS#B_TX3_N

LVDS#B_TX0_PLVDS#B_TX1_N

LVDS#B_TX1_PLVDS#B_TX2_N LVDS#B_TX2_P

LVDS#B_CLK_NLVDS#B_CLK_P

J1.140-DSI_CLK0PJ1.142-DSI_CLK0M

J1.143-DSI_D0PJ1.145-DSI_D1M

J1.147-DSI_D1P

J1.141-DSI_D0M

PWM#A

PWM#A

TP#_TS_X-_CONN

TP#_TS_X+_CONNTP#_TS_Y+_CONN

TP#_TS_Y-_CONN

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

11. LVDS, DSI, Touch

A4

11 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

11. LVDS, DSI, Touch

A4

11 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

11. LVDS, DSI, Touch

A4

11 14Monday, November 18, 2019Aviad H.

Symphony-Board

R5

10K

C16

470pF

C9

100nF

C2710uF

C17

470pF

C160

100nF

U31FPF2193

FLAGA1

ENA2 Vout

B1Vin

B2

IsetC1

GNDC2

C210uF

C161

10uF

J5

CH81202M10100

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

D26

R12310KNC

M1M2

J10

4 POS FFC/FPC

123456

R122 221R 1%

C2510uF

R12710KNC

C1910uF

J3

CH81202M10100

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

D25

R12

436

5R

M1M2

J11CF20061D0R0-LF

1234

78

56

C182

10uF

R126 475R 1%

J6

HEADER 2X1

NC12

C183

100nF

C2410uF

J7

CH81202M10100

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

R12

836

5R

U30FPF2193

FLAGA1

ENA2 Vout

B1Vin

B2

IsetC1

GNDC2

C15

470pF

C14

470pF

R6

10K

J4

HEADER 2X1NC1

2

C2010uF

J8

HEADER 2X1

NC12

CPT_RST

Page 12: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

12. USB2 Host

USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Length Match: +/- 100 milsDifferential Impedance: 90 ohms

USB2 Host

LAYOUT NOTE:

VCC_5V USB#A_HOST_VBUS

USB#A_HOST_VBUS

GND

GND

GND

USB#A_HOST_DN

USB#A_HOST_DP

J1.82-USB#A_HOST_PWR

USB#A_HOST_VBUS

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

12. USB2 Host

A4

12 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

12. USB2 Host

A4

12 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

12. USB2 Host

A4

12 14Monday, November 18, 2019Aviad H.

Symphony-Board

C113

47uF

12

L4MCZ1210AH900L2T

1 4

32

R9310K

C111

10uF

C114

100nF

R11

078

7R

D16IP4220CZ6

4

25

3

16

J23USB304FA-C1031301

12

34

5

6

U22FPF2193

FLAGA1

ENA2 Vout

B1Vin

B2

IsetC1

GNDC2

USB#A_HOST_DN_C

USB#A_HOST_DP_C

Page 13: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

Bleeder

USB TYPE C Circuitry

5V Source Load Switch

LAYOUT NOTE:USB 2.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 2.0 routing guidelines.Differential Impedance: 90 ohms

USB TYPE C

Config Channel Logic Detection & Indication of Plug Orientation

Ilim: 68K ~0.85A54K ~ 1A23.7K ~2.1A

USB Profile 1 = 5 V @ 2.1 A

28V VBUS w/PD

Place AC-coupling CAPscloser to transmit side.USB3 SIGNALS

7 kV ESD immunity - HBM

SEL = L : AP - CON2 / CON1 Terminated

SEL = H : AP - CON1 / CON2 Terminated

USB 3.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 3.0 routing guidelines.Differential Impedance: 90 ohms

LAYOUT NOTE:

13. USB3, uSATA SATA 2.0

Layout Note Place AC caps close to the connector

LAYOUT NOTE:

SATA Differential Pair, FollowSATA routing guidelines.Differential Impedance: 85 ohmsLength match +/-5mil

6UL-BOOT_MODE1

LAYOUT NOTE:

SEL = LOW: A <-> BSEL = HIGH: A <-> CXSD = LOW: ONXSD = HIGH: OFFBy deafult, lines routed to SATA

SATA/USB select

SATA Differential Pair, FollowSATA routing guidelines.Differential Impedance: 85 ohmsLength match +/-5mil

LAYOUT NOTE:

USB 3.0 Differential Pair, annotatedwith a ring around the pair. FollowUSB 3.0 routing guidelines.Differential Impedance: 90 ohms

LAYOUT NOTE:

BASE_PER_1V8

GNDGND

USB_SS3_VBUS

GND

GNDGND

GND GND

GND

GNDGND GND

BASE_PER_1V8 BASE_PER_3V3

VCC_5V

USB_SS3_VBUS

GND

GND

GND

BASE_PER_3V3

GND

BASE_PER_3V3

GNDGND

GNDGND GND

BASE_PER_1V8

GND

BASE_PER_3V3

GND

BASE_PER_3V3

GNDVCC_5V

GND

GND

GNDGND

VCC_5V

BASE_PER_3V3

USB_SS3_VBUS

USB#B_OTG_DP

USB#B_OTG_DN

USB#B_OTG_IDJ1.72-USB3_INTB

EXP_USB3_SATA_SEL

USB#B_OTG_VBUS

J1.93-SATA_RXP-USB3_SS3_RX_PJ1.91-SATA_RXN-USB3_SS3_RX_NJ1.97-SATA_TXP-USB3_SS3_TX_PJ1.99-SATA_TXN-USB3_SS3_TX_N

USB#B_OTG_IDJ1.72-USB3_INTB

I2C#A_SDAI2C#A_SCL

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

13. USB3, uSATA

A3

13 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

13. USB3, uSATA

A3

13 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

13. USB3, uSATA

A3

13 14Monday, November 18, 2019Aviad H.

Symphony-Board

C139100nF

C22

100nF

R11

310

K

C132

22uF

C143100nF

R98 2.2KNC

C117100nF

R96 2.2KNC

R1110R

L5

MCZ1210AH900L2T

1 4

32

D19

TP

D1E

10B

09D

PY

R

C98

100nF

U26

NX5P3090UKZ

ENA1

FAULTA2

ILIMA3

VINT1B1

VINT2B2

GN

D1

B3

VINT3C1

VBUS1C2

GN

D2

C3

VBUS2D1

VBUS3D2

GN

D3

D3

R11610K

C115100nF

R99 2.2K

R130 0R R131 0RNC

C112

100nF

C119100nF

R97 2.2KNC

R11

210

K

C23

100nF

R87

10K

U25

PTN36043BXY

RX_AP_+18

RX_AP_-17

TX_AP_+15

TX_AP_-14 TX_CON_1+

6

TX_CON_1-7

RX_CON_1+2

RX_CON_1-3

TX_CON_2+12

TX_CON_2-11

RX_CON_2+9

RX_CON_2-8

SEL16

CH1_SET1/RXDE1

CH1_SET2/TXEQ4

CH2_SET1/TXDE13

CH2_SET2/RXEQ10

VD

D1V

85

GN

D19

J27

SATA 7Circuits

GND11

TXP/A+2

TXN/A-3

GND24

RXN/B-5

RXP/B+6

GND37

MP18

MP29

C140100nF

C1302.2uF 50VC0805_v1

FB7

120R 1.2A

TP3

R88

10K

R104

10K

R132 0RNC

C138100nF

R1034.7K

NC

J26

USB3 TYPE C RA

GND_1A1

SSTXP1A2

SSTXN1A3

VBUS_1A4

CC1A5

DP1A6

DN1A7

SBU1A8

VBUS_2A9

SSRXN2A10

SSRXP2A11

GND_2A12

GND_4B1SSTXP2B2SSTXN2B3VBUS_4B4CC2B5DP2B6DN2B7SBU2B8VBUS_3B9SSRXN1B10SSRXP1B11GND_3B12

SH1SH1 SH3

SH3

SH2SH2

SH4SH4

J22

HDR2.54_3x1_Shrouded

123

U2CBTL02043B

GN

D1

1

A0_P2

B0_N17

B1_P14

C1_P8

C0_P4

XSD19

A0_N3

C0_N5

B1_N13A1_P

6

VD

D2

16

VD

D3

20

VD

D1

11

C1_N9

GN

D2

10

GN

D3

15

B0_P18

SEL12

A1_N7

GN

D4

21

R94 2.2KNC

TP4

R100 2.2KNC

U21

PTN5150AHXMP

PORT3

VBUS_DET4

ADR/CON_DET5

INTB/OUT36

SDA/OUT17

SCL/OUT28

ID9

GN

D10

EXT_SEL11

VD

D12

CC11

CC22

C116100nF

R106 0R

C141100nF

C127

2.2uF

R11423.7K 1%

R105

10K

D20PGB1010603MR

C136

2.2uF

C128100nF

R101 2.2KNC

C10

100nF

C131

22uFC0805_v1

C142100nF

C129

10uF

C118100nF

C137

100nF

D22

TP

D1E

10B

09D

PY

R

R95 2.2K

R1024.7K

NC

U27TPD4EUSB30

D1+1

D1-2

GND3

D2+4

D2-5

NC110

NC29

GND8

NC37

NC46

Q52N7002P

3

1

2

R11710KNC

SS_REDRV_VDD1V8

USB3_SS3_TX_P USB3_AP_TX_P SS_CON_TX1_P SS_TX1_P

USB3_SS3_TX_N USB3_AP_TX_N SS_CON_TX1_N SS_TX1_N

USB3_SS3_RX_P USB3_AP_RX_P SS_CON_TX2_P SS_TX2_P

USB3_SS3_RX_N USB3_AP_RX_N SS_CON_TX2_N SS_TX2_N

SS_RX1_PPTN5150A_SEL SS_RX1_N

PTN36043_CH1SET1SS_RX2_PSS_RX2_NPTN36043_CH1SET2

PTN36043_CH2SET1

SS_TX1_P SS_RX1_PSS_TX1_N SS_RX1_N

PTN36043_CH2SET2

USB_SS3_CC1 SBU2USB_C_OTG2_DP USB_C_OTG2_DNUSB_C_OTG2_DN USB_C_OTG2_DP

SBU1 USB_SS3_CC2

SS_RX2_N SS_TX2_NSS_RX2_P SS_TX2_P

CON_DET INTB

NX5P3090_EN

PTN5150A_SELUSB_SS3_CC1

PTN5150A_PORT USB_SS3_CC2

NX5P3090_ILIM

USB#B_OTG_ID_C

SATA_TXPSATAc_TXPSATAc_TXNSATA_TXN

SATAc_RXNSATA_RXNSATAc_RXP

SATA_RXP

USB3_SS3_RX_PUSB3_SS3_RX_NUSB3_SS3_TX_PUSB3_SS3_TX_N

SATA_RXPSATA_RXNSATA_TXPSATA_TXN

USB#B_OTG_ID_C

Page 14: Symphony-Board Revision History - variscite.com€¦ · 5 5 4 4 3 3 2 2 1 1 d d c c b b a a dc-dc var-som-mx8x power uart3/ uart m40/ uart scu usb usb to uart uart# debug 3.3v 12v

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

14. Headers

I2C PULL UPS

BT UARTUART#AUART#B

I2C#C

SPI#A

I2C#AI2C#B

[UART3_TX_DATA/DMA.UART3.TX/][UART3_CTS_B/DMA.UART3.RTS_B/]

[UART3_RX_DATA/DMA.UART3.RX/]

[UART1_CTS_B/DMA.UART0.RTS_B/LSIO.QSPI0B.SS1_B][UART1_RTS_B/DMA.UART0.CTS_B/][ECSPI1_SS1//]

[/DMA.SPI0.CS0/ADMA.SPI1.CS0][UART4_RTS_B//][UART4_CTS_B//LSIO.QSPI0B.SS0_B]

[/DMA.SPI0.SDO/ADMA.SPI1.SDO][/DMA.SPI0.SCK/ADMA.SPI1.SCK][/DMA.SPI0.SDI/ADMA.SPI1.SDI]

[//UART1_CTS_B]

SAI

CAN

PWM#B PWM#C

[UART3_RTS_B/DMA.UART3.CTS_B/]

I2C_A has internal pulls in Camera bufferI2C_B has internal pulls in som

[//UART1_RTS_B]

BASE_PER_3V3

GND

GND

BASE_PER_3V3 BASE_PER_3V3

GND

I2C#B_SCLI2C#B_SDA

I2C#C_SDAI2C#C_SCL

I2C#A_SCLI2C#A_SDA

TP#_TS_X-TP#_TS_X+TP#_TS_Y+

TP#_TS_Y-

CANL0CANH0

J1.96_EXTJ1.73_EXT

J1.56_EXT

J1.71_EXTJ1.81_EXT

J1.120_EXT

J1.177_EXTJ1.113_EXT

J1.55_EXT

J1.54_EXT

J1.86-MIPI_CAM_BUF_CTLJ1.84J1.48

J1.79J1.117-MIPI_CAM_OPT

J1.173

J1.40-MIPI_CAM_RSTJ1.70-MIPI_CAM_SYNCJ1.75-MIPI_CAM_TRIGGERJ1.77-MIPI_CSI_PWDN

J1.72-USB3_INTB

SAI#A_RXFS_PCIE#A_RESET_BSAI#A_TXCSAI#A_RXD

SAI#A_TXDSAI#A_TXFS

SPI#A_SCK

SPI#A_SDI

SAI#A_RXC_USDHC#A_RESET_BI2C#B_SCLI2C#B_SDA

SPI#A_SDO

SPI#A_CS0

I2C#A_SCLI2C#A_SDA

I2C#C_SCLI2C#C_SDA

UART#A_TXUART#A_RXUART#B_TXUART#B_RX

UART#BT_CTS_BUART#BT_RTS_B

UART#BT_RXUART#BT_TX

PWM#B_CPT_INT PWM#C

J1.122_EXT J1.57_EXT

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

14. Headers

A4

14 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

14. Headers

A4

14 14Monday, November 18, 2019Aviad H.

Symphony-Board

Title

Size Document Number Rev

Date: Sheet ofApproved By:Designer:

ProjectSymphony-Board 1.2B

14. Headers

A4

14 14Monday, November 18, 2019Aviad H.

Symphony-Board

J17

CH81102M10100

108642

97531

J30

CH81202M10100

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

J18

CH81102M10100

108642

97531

R14

10K

NC

R33

10K

NC

R51

10K

R118 10K

J16

CH81202M10100

11

33

55

99

1111

1313

1515

1717

1919

22

44

66

88

1010

1212

1414

1616

1818

2020

77

R53

10K

NC

R34

10K

NC

R52

10K

J1.173_R