switching activity
DESCRIPTION
https://www.udemy.com/vlsi-academy http://vlsisystemdesign.com/switchAct.php A CMOS, is basically an inverter logic (NOT gate), that consists of a PMOS at the top, and NMOS at the bottom (as shown in figure below), whose 'gate' and 'drain' terminal are tied together. The 'gate' terminals of both the MOS transistors is the input side of an inverter, whereas, the 'drain' terminals form the output side.TRANSCRIPT
![Page 1: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/1.jpg)
04/11/2023 1
Now we have understood, For any signal to be considered as logic ‘0’ and logic ‘1’, it should be in the NML and NMH ranges, respectively
![Page 2: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/2.jpg)
04/11/2023 2
Now we have understood, For any signal to be considered as logic ‘0’ and logic ‘1’, it should be in the NML and NMH ranges, respectively
Now, let us understand the factors affecting the voltage levels to vary from this range
![Page 3: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/3.jpg)
Switching Activity of a Device is one of the factors which affects the voltage levels of Input/Output signals
Ideal Switching
Activity
ActualSwitching
Activity
![Page 4: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/4.jpg)
In Out
Vdd
Vss
PMOS – P Diff
NMOS – N Diff
Poly Gate
Lets understand the internal process while Switching Activity happens in a Device
![Page 5: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/5.jpg)
In Out
Vdd
Vss
PMOS – P Diff
NMOS – N Diff
Poly Gate
PMOS NMOSConsider the MOS device, to understand the actual scenario
![Page 6: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/6.jpg)
PMOS NMOS
Let’s revise MOS device characteristics
![Page 7: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/7.jpg)
MOS device characteristics
![Page 8: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/8.jpg)
MOS device characteristics
![Page 9: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/9.jpg)
MOS device characteristics
![Page 10: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/10.jpg)
MOS device characteristics
![Page 11: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/11.jpg)
MOS device characteristics
![Page 12: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/12.jpg)
MOS device characteristics
![Page 13: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/13.jpg)
MOS device characteristics
![Page 14: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/14.jpg)
MOS device characteristics
![Page 15: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/15.jpg)
MOS device characteristics
![Page 16: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/16.jpg)
MOS device characteristics
![Page 17: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/17.jpg)
NMOSS D
G
Vgs
MOS device characteristics
Vgs is the Voltage between gate and source
![Page 18: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/18.jpg)
NMOSS D
G
Vgs
MOS device characteristics
![Page 19: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/19.jpg)
NMOSS D
G
Vgs
Vgs < VT (Threshold Voltage)
S D
MOS device characteristics
If Vgs is less then VT , the NMOS will act as Open Switch
![Page 20: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/20.jpg)
NMOSS D
G
Vgs
Vgs > VT (Threshold Voltage)
S D
MOS device characteristics
If Vgs is greater then VT , the NMOS will act as Closed Switch
![Page 21: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/21.jpg)
NMOSS D
G
Vgs
S D
Vgs > VT
MOS device characteristics
![Page 22: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/22.jpg)
NMOSS D
G
Vgs
S D
Vgs > VT
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with switch closed
MOS device characteristics
![Page 23: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/23.jpg)
NMOSS D
G
Vgs
S D
Vgs > VT
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with switch closed
When MOSFET is ‘OFF’, it can be modeled as an ‘open switch’
MOS device characteristics
![Page 24: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/24.jpg)
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with closed switch
![Page 25: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/25.jpg)
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with switch closed
PMOS acts as Logic ‘0’ NMOS acts as Logic ‘1’
![Page 26: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/26.jpg)
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with switch closed
When MOSFET is ‘OFF’, it can be modeled as an ‘open switch’
PMOS acts as Logic ‘0’ NMOS acts as Logic ‘1’
![Page 27: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/27.jpg)
When MOSFET is ‘ON’, it can be modeled as a ‘Resistor’ with switch closed
When MOSFET is ‘OFF’, it can be modeled as an ‘open switch’
PMOS NMOS
PMOS acts as Logic ‘0’ NMOS acts as Logic ‘1’
PMOS acts as Logic ‘1’ NMOS acts as Logic ‘0’
![Page 28: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/28.jpg)
In Out
Vdd
Vss
Input Switching from logic ‘1’ to logic ‘0’
![Page 29: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/29.jpg)
In Out
Vdd
Vss
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
![Page 30: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/30.jpg)
In Out
Vdd
Vss
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
![Page 31: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/31.jpg)
Input Switching from logic ‘1’ to logic ‘0’
![Page 32: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/32.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
![Page 33: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/33.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
![Page 34: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/34.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
In Out
Vdd
Vss
![Page 35: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/35.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
In Out
Vdd
Vss
Out
Vdd
Vss
R
Replace PMOS as resistor and NMOS by open switch.
![Page 36: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/36.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
Out
Vdd
Vss
R
Out
Vdd
Vss
R
CL
Connect Capacitor on output end.
![Page 37: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/37.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
Out
Vdd
Vss
R
CL
Consider Capacitor is charged when Vdd is applied.
![Page 38: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/38.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
Out
Vdd
Vss
R
CL
Consider Capacitor is charged up to Vdd
![Page 39: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/39.jpg)
Input Switching from logic ‘1’ to logic ‘0’
NMOS is turning ‘OFF’
PMOS is turning ‘ON’
Out
Vdd
Vss
R
CL
![Page 40: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/40.jpg)
Summary
Out
Vdd
Vss
R
CL
In Out
Vdd
Vss
![Page 41: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/41.jpg)
Summary
Out
Vdd
Vss
R
CL
Lets convert the area within dotted lines into closed loop circuit.
![Page 42: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/42.jpg)
Summary
Out
Vdd
Vss
R
CL
CL
R
Vdd
Lets convert into closed loop circuit.
![Page 43: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/43.jpg)
Summary
Out
Vdd
Vss
R
CL
CL
R
Vdd
Lets convert into closed loop circuit.
![Page 44: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/44.jpg)
Summary
Capacitor Models
CL
R
Vdd
![Page 45: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/45.jpg)
Summary
Capacitor Models
Uncharged Cap
Charged Cap
Fully Charged Cap
+-
+-
+-
0V
VO
Open circuit
short
+-
VO
CL
R
Vdd
![Page 46: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/46.jpg)
Summary
CL
R
Vdd
Waveforms
![Page 47: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/47.jpg)
Summary
CL
R
Vdd
Vdd
Waveforms
![Page 48: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/48.jpg)
Summary
CL
R
Vdd
Waveforms
Vdd
VCL
![Page 49: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/49.jpg)
Summary
CL
R
Vdd
Waveforms
Vdd
VCL
VR
![Page 50: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/50.jpg)
Summary
CL
R
Vdd
Waveforms
Vdd
VCL
VR
I = V/R
![Page 51: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/51.jpg)
Summary
CL
R
Vdd
Vdd
VCL
VR
I = V/R
IR
Waveforms
![Page 52: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/52.jpg)
Summary
CL
R
Vdd
Vdd
VCL
VR
I = V/R
IR
Ipeak
Waveforms
![Page 53: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/53.jpg)
So what can we conclude!!!
![Page 54: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/54.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
![Page 55: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/55.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
IR
Ipeak
![Page 56: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/56.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
IR
Ipeak
To get charged upto Vdd voltage
![Page 57: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/57.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
IR
Ipeak
To get charged upto Vdd voltage
VCL
![Page 58: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/58.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
IR
Ipeak
To get charged upto Vdd voltage
VCL
And, the output of inverter, is recognized as logic ‘1’
![Page 59: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/59.jpg)
So what can we conclude!!!
A capacitor needs at least Ipeak amount of current
IR
Ipeak
To get charged upto Vdd voltage
VCL
And, the output of inverter, is recognized as logic ‘1’
![Page 60: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/60.jpg)
And, the output of inverter, is recognized as logic ‘1’
![Page 61: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/61.jpg)
And, the output of inverter, is recognised as logic ‘1’
What does this mean????
![Page 62: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/62.jpg)
And, the output of inverter, is recognised as logic ‘1’
What does this mean????
It means that the voltage across capacitor
VCL
Vpeak
![Page 63: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/63.jpg)
And, the output of inverter, is recognised as logic ‘1’
What does this mean????
It means that the voltage across capacitor
VCL
Vpeak
Lies in NMH level of noise margin graph
![Page 64: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/64.jpg)
Vdd
0
VOH
VIH
VOL
VIL
NMHNoise Margin High
NMLNoise Margin High
NMH = VOH - VIH
NML = VIL - VOL
![Page 65: Switching activity](https://reader035.vdocuments.us/reader035/viewer/2022062404/553892f54a7959b26f8b47e3/html5/thumbnails/65.jpg)
Why to do?
04/11/2023 65