successive approximation adcslumerink.com/courses/ece614/handouts/sar adc 2014.pdf · vishal saxena...
TRANSCRIPT
Department of Electrical and Computer Engineering
Vishal Saxena -1-
Successive Approximation ADCs
Vishal Saxena
Boise State University ([email protected])
Vishal Saxena -2-
Successive Approximation ADC
Vishal Saxena -3-
0
Resolution
[Bits]
5
10
15
20
1k 10k 100k 1M 10M 100M 1G 10G
Sample Rate [Hz]
Nyquist
Oversampling
Integrating Oversampling
Successive Approximation
AlgorithmicSubranging
Pipeline
Folding & Interpolating
FlashInterleaving
1 level/Tclk
1 word/OSR*Tclk
1 bit/Tclk
Partial word/Tclk
1 word/Tclk
100G
Data Converter Architectures
Vishal Saxena -4-
Successive Approximation ADC
• Binary search over DAC inputs
• N*Tclk to complete N bits
• successive approximation register or SAR
• High accuracy achievable (16+ bits)
• Relies on highly accurate comparator
• Moderate speeds (typically 0.1-10 MHz parts)
Vi
...DAC Do
VDAC
VX
...
b1
bN Shift
Register
Vishal Saxena -5-
Binary Search Algorithm
• DAC output gradually approaches the input voltage
• Comparator differential input gradually approaches zero
VDAC
t
Vi
0
VFS
1 0 0 1 1 0
MSB LSBTclk
VFS
2
Vi
...DAC Do
VDAC
VX
...
b1
bN Shift
Register
Vishal Saxena -6-
Binary Search Algorithm contd.
Vishal Saxena -7-
High Performance Example
Vishal Saxena -8-
Charge Redistribution SAR ADC
• 4-bit binary-weighted capacitor array DAC (aka charge scaling DAC)
• Capacitor array samples input when Φ1 is asserted (bottom-plate)
• Comparator acts as a zero crossing detector
SAR
Do
Φ1e
VX
2C C C8C 4C
VR
Vi
Φ1 Φ1 Φ1 Φ1 Φ1
Vishal Saxena -9-
Charge Redistribution (MSB)
SAR
Do
Φ1e
VX
2C C C8C 4C
VR
Vi
Φ1 Φ1 Φ1 Φ1 Φ1
R i Ri R X 4 X 3 2 1 0 X i
V 8C- V 16C VV 16C = V - V C - V C +C +C +C V - V
16C 2
• Start with C4 connected to VR and others to 0 (i.e. SAR=1000)
Vishal Saxena -10-
Comparison (MSB)
• If VX < 0, then Vi > VR/2, and MSB = 1, C4 remains connected to VR
• If VX > 0, then Vi < VR/2, and MSB = 0, C4 is switched to ground
VX
t0
1
MSBSample
1
iR
X V2
V V:TEST MSB
Vishal Saxena -11-
Charge Redistribution (MSB–1)
R ii R X X X R i
V 12C V 16C 3V 16C V V 12C V 4C V V V
16C 4
SAR
Do
Φ1e
VX
2C C C8C 4C
VR
Vi
Φ1 Φ1 Φ1 Φ1 Φ1
• SAR=1100
Vishal Saxena -12-
Comparison (MSB–1)
• If VX < 0, then Vi > 3VR/4, and MSB-1 = 1, C3 remains connected to VR
• If VX > 0, then Vi < 3VR/4, and MSB-1 = 0, C3 is switched to ground
X R i
3MSB-1 TEST : V V V
4
VX
t0
1 0
MSBSample
1 2
Vishal Saxena -13-
Charge Redistribution (Other Bits)
Test completes when all four bits are determined w/ four charge
redistributions and comparisons
SAR
Do
Φ1e
VX
2C C C8C 4C
VR
Vi
Φ1 Φ1 Φ1 Φ1 Φ1
• SAR=1010, and so on…
Vishal Saxena -14-
After Four Clock Cycles…
• Usually, half Tclk is allocated for charge redistribution and half for
comparison + digital logic
• VX always converges to 0 (Vos if comparator has nonzero offset)
VX
t0
1 0 0 1
MSB LSBSample
1 2 3 4
Vishal Saxena -15-
Summing-Node Parasitics
• If Vos = 0, CP has no effect eventually; otherwise, CP attenuates VX
• Auto-zeroing can be applied to the comparator to reduce offset
SAR
Do
Φ1e
2C C C8C 4C
VR
Vi
Φ1 Φ1 Φ1 Φ1 Φ1
CP
Vos
Vishal Saxena -16-
SAR ADC Considerations
•Power efficiency – only comparator consumes DC power
•Conversion rate typically limited by finite bandwidth of RC network
during sampling and bit-tests
•For high resolution, the binary weighted capacitor array can become
quite large
•E.g. 16-bit resolution, Ctotal~100pF for reasonable kT/C noise contribution
•If matching is an issue, an even larger value may be needed
•E.g. if matching dictates Cmin=10fF, then 216Cmin=655pF
Vishal Saxena -17-
SAR ADC Considerations contd.
•Comparator offset Vos introduces an input-referred offset ~
(1+CP/ΣCj)*Vos
•CP in general has little effect on the conversion (VX→0 at the end of the
search)
•however, VX is always attenuated due to charge sharing of CP
•Binary search is sensitive to intermediate errors made during search –
if an intermediate decision is wrong, the digitization process cannot
recover
•DAC must settle into ±½ LSB bound within the time allowed
•Comparator offset must be constant (no hysteresis or time-dependent
offset)
•Non-binary search algorithm can be used (Kuttner, ISSCC’02)
Vishal Saxena -18-
SAR ADC Considerations contd.
•Commonly used techniques
•Implement "two-stage" or "multi-stage" capacitor network to reduce array
size [Yee, JSSC 8/79]
•Split DAC or C-2C network
•Calibrate capacitor array to obtain precision beyond raw technology
matching [Lee, JSSC 12/84]
Vishal Saxena -19-
SAR ADC Speed Estimation
• Model RC network when VIN is charged
• Replace switches with R’s
• Assume switches are sized proportional to capacitors
Vishal Saxena -20-
SAR ADC Speed Estimation contd.
• Speed limited by RC time constant of capacitor array and switches
• For better than 0.5 LSB accuracy
• Sets minimum value for the charging time T
Vishal Saxena -21-
Recap: Advantages of SAR ADC
• Mostly digital components • good for technology scaling
•No linear, high precision amplification is required • fast, low power
•Minimal hardware •1 comparator is needed
Vishal Saxena -22-
SAR Evolution
•Digital friendly architecture in scaled CMOS has renewed interest in
SAR innovation
Vishal Saxena -23-
Limitations of Synchronous SAR
•Cost
•High-speed internal clock needed
•Speed Limitation
•Worst-case cycle time
•Margin for clock jitter
Vishal Saxena -24-
Asynchronous SAR Concept
•Self-timed Asynchronous comparisons
•Master clock used for synchronizing with the sample rate
Vishal Saxena -25-
How much comparison time is saved?
•Conv. time between sync. and async. SAR, assuming regenerative
comparator is used.
•It varies with residue voltage profile
Vishal Saxena -26-
Asynchronous SAR ADC Concept
•
Vishal Saxena -27-
Asynchronous SAR ADC Concept
• Dynamic to save power and generate ready signal
• Reset switches for fast recovery
• Ready signal is generated by NAND gate!
Vishal Saxena -28-
Monotonic Capacitor Switching
•Monotonic switching procedure
•Input-common mode voltage
gradually converges to ground
•Exploit differential configuration
•Asynchronous comparisons
•Switching energy reduced by
81%
Vishal Saxena -29-
Monotonic Capacitor Switching contd.
•
Vishal Saxena -30-
Monotonic Capacitor Switching contd.
•Conventional switching
procedure
•Monotonic switching procedure
Vishal Saxena -31-
Monotonic Capacitor Switching contd.
•
Vishal Saxena -32-
Loop-unrolled SAR ADC
•Use N comparators for
each bit of conversion
•“loop unrolling”
•Asynchronous individual
comparisons
•1.25Gbps 6-bit •Serial links application
Vishal Saxena -33-
Loop-unrolled SAR ADC contd.
•High speed comparator
•IDAC for offset cancellation
•Metastability detection
Vishal Saxena -34-
Time Interleaving
• Sampling rate scale
proportionally to the number of
interleaved channels
• Calibration is required for inter-
channel mismatch
• Relaxed clock distribution
• For example:
• 8bit 56GS/s
• 320 of 175MS/s SAR
(Fujitsu)
Vishal Saxena -35-
90GS/s 8bit with 64x Time Interleave
• Two comparators ping pong in two consecutive conversions
implemented in 32nm SOI
Vishal Saxena -36-
Title
•Text
Vishal Saxena -37-
References
1. Rudy van de Plassche, “CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters,” 2nd Ed., Springer, 2005..
2. Y. Chiu, Data Converters Lecture Slides, UT Dallas 2012.
3. B. Boser, Analog-Digital Interface Circuits Lecture Slides, UC Berkeley 2011.