8/13/2019 Step by step guide to logic synthesis

1/15

Welcome to the SNPS-2 tutorial.

This tutorial will walk you through the process of synthesis using Design Compiler. Synthesis is theprocess of converting an T! "escription to a gate-level netlist. The en" result of synthesis is a ven"orspecific netlist.

We will #e using an T! "escription of a four-#it counter for "emonstration.

To set up the working "irectory for this tutorial$ open a terminal win"ow using %pplications -&%ccessories -& Terminal. Then$ copy the SNPS-2 "irectory from 'opt to your home "irectory using thefollowing comman"(

Ne)t$ change "irectory to SNPS-2(

8/13/2019 Step by step guide to logic synthesis

2/15

Ne)t$ change to the working "irectory as follows(

8/13/2019 Step by step guide to logic synthesis

3/15

To launch Design Compiler$ type in the following *"o N+T forget the un"erscore in "esign,vision(

The Design Compiler front-en" win"ows appears as follows(

8/13/2019 Step by step guide to logic synthesis

4/15

To analye the T!$ select /ile -& %nalye(

8/13/2019 Step by step guide to logic synthesis

5/15

Click on the 0%""1 #utton to specify the T! file.

Click on the 0p one level1 #utton to reach the following screen(

8/13/2019 Step by step guide to logic synthesis

6/15

Dou#le click on the source "irectory an" select the T! file$ which in this case is the cnt,#hv.vh" file.

8/13/2019 Step by step guide to logic synthesis

7/15

Click on 0+31 an" the following screen appears.

Click on 0+31 to complete analysis of the T! "esign. The following screen shows the result of theanalysis(

8/13/2019 Step by step guide to logic synthesis

8/15

Ne)t$ to perform ela#oration$ select /ile -& 4la#orate(

8/13/2019 Step by step guide to logic synthesis

9/15

Click on 0+31 to complete ela#oration. The following screen appears(

Ne)t$ "esign constraints must #e set. To set a timing constraint$ specify the clock as follows. SelectCNT,567 un"er !ogical 6ierarchy. Ne)t$ change Cells*6ierarchical to Pins'Ports. /inally select thepin C!3 as shown #elow(

8/13/2019 Step by step guide to logic synthesis

10/15

To specify the clock perio"$ select %ttri#utes -& Specify clock. The following screen appears(

8/13/2019 Step by step guide to logic synthesis

11/15

%ssign 0clk1 as the clock name. Set perio" to 8. Set rising e"ge to 2. Set falling e"ge to 8(

Click 0+31 to apply the clock specifications. Ne)t$ click Design -& Compile(

8/13/2019 Step by step guide to logic synthesis

12/15

!eave all settings at "efault an" click on +3 to #egin compilation. %fter compilation is complete$ thefollowing screen appears(

8/13/2019 Step by step guide to logic synthesis

13/15

8/13/2019 Step by step guide to logic synthesis

14/15

Type filename as 0counter1. Select format as 0DDC1. Navigate to the '"esign,"ata "irectory to savethe netlist(

8/13/2019 Step by step guide to logic synthesis

15/15

The following screen appears when the file is save" successfully(

To e)it Design 7ision$ select /ile -& 4)it. Click +3 to confirm.

This completes the SNPS-2 tutorial.

Task(

9. Clear the contents of the working "irectory #y typing in the following(

rm -rf :

2. ;enerate T! co"e for a /