spm logic gates ppt
TRANSCRIPT
![Page 1: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/1.jpg)
Basic Electronics
by S.Solan
Boolean Algebra & Logic Gates
![Page 2: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/2.jpg)
4–2
Chapter Goals
• Boolean Algebra
• Identify the basic gates and describe the behavior of each
• Combine basic gates into circuits
• Describe the behavior of a gate or circuit using Boolean expressions, truth tables, and logic diagrams
![Page 3: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/3.jpg)
4–3
What is a gate?
• Combination of transistors that perform
• binary logic
• So called because one logic state enables
• or “gates” another logic state
• For each gate, the symbol, the truth table,
• and the formula are shown
![Page 4: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/4.jpg)
4–4
![Page 5: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/5.jpg)
4–5
![Page 6: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/6.jpg)
4–6
![Page 7: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/7.jpg)
4–7
<B; +, *,’, 0,1> Algebraic System
Binary operations: +,*
Unary operation: ‘
![Page 8: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/8.jpg)
4–8
![Page 9: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/9.jpg)
4–9
![Page 10: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/10.jpg)
4–10
![Page 11: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/11.jpg)
4–11
Properties of Boolean Algebrajasonm:
Redo table (p101)
jasonm:
Redo table (p101)
Page 101
![Page 12: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/12.jpg)
4–12
![Page 13: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/13.jpg)
4–13
![Page 14: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/14.jpg)
4–14
Computers
• There are three different, but equally powerful, notational methods for describing the behavior of gates and circuits– Boolean expressions– logic diagrams– truth tables
![Page 15: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/15.jpg)
4–15
Boolean algebra
• Boolean algebra: expressions in this algebraic notation are an elegant and powerful way to demonstrate the activity of electrical circuits
![Page 16: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/16.jpg)
4–16
![Page 17: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/17.jpg)
4–17
• Logic diagram: a graphical representation of a circuit– Each type of gate is represented by a specific
graphical symbol
• Truth table: defines the function of a gate by listing all possible input combinations that the gate could encounter, and the corresponding output
Truth Table
![Page 18: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/18.jpg)
4–18
Gates
• Let’s examine the processing of the following six types of gates– NOT– AND– OR– XOR– NAND– NOR
![Page 19: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/19.jpg)
4–19
![Page 20: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/20.jpg)
4–20
![Page 21: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/21.jpg)
4–21
NOT Gate
• A NOT gate accepts one input value and produces one output value
Figure 4.1 Various representations of a NOT gate
![Page 22: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/22.jpg)
4–22
NOT Gate
• By definition, if the input value for a NOT gate is 0, the output value is 1, and if the input value is 1, the output is 0
• A NOT gate is sometimes referred to as an inverter because it inverts the input value
![Page 23: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/23.jpg)
4–23
AND Gate
• An AND gate accepts two input signals
• If the two input values for an AND gate are both 1, the output is 1; otherwise, the output is 0
Figure 4.2 Various representations of an AND gate
![Page 24: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/24.jpg)
4–24
![Page 25: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/25.jpg)
4–25
![Page 26: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/26.jpg)
4–26
OR Gate
• If the two input values are both 0, the output value is 0; otherwise, the output is 1
Figure 4.3 Various representations of a OR gate
![Page 27: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/27.jpg)
4–27
![Page 28: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/28.jpg)
4–28
![Page 29: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/29.jpg)
4–29
![Page 30: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/30.jpg)
4–30
XOR Gate
• XOR, or exclusive OR, gate– An XOR gate produces 0 if its two inputs are
the same, and a 1 otherwise
– Note the difference between the XOR gate and the OR gate; they differ only in one input situation
– When both input signals are 1, the OR gate produces a 1 and the XOR produces a 0
![Page 31: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/31.jpg)
4–31
XOR Gate
Figure 4.4 Various representations of an XOR gate
![Page 32: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/32.jpg)
NAND and NOR Gates
• The NAND and NOR gates are essentially the opposite of the AND and OR gates, respectively
Figure 4.5 Various representations of a NAND gate
Figure 4.6 Various representations of a NOR gate
![Page 33: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/33.jpg)
4–33
![Page 34: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/34.jpg)
4–34
![Page 35: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/35.jpg)
4–35
![Page 36: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/36.jpg)
4–36
Gates with More Inputs
• Gates can be designed to accept three or more input values
• A three-input AND gate, for example, produces an output of 1 only if all input values are 1
Figure 4.7 Various representations of a three-input AND gate
![Page 37: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/37.jpg)
4–37
3-Input And gate
A B C Y0 0 0 00 0 1 00 1 0 00 1 1 01 0 0 01 0 1 01 1 0 01 1 1 1
Y = A . B . C
![Page 38: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/38.jpg)
4–38
Constructing Gates
• A transistor is a device that acts, depending on the voltage level of an input signal, either as a wire that conducts electricity or as a resistor that blocks the flow of electricity
– A transistor has no moving parts, yet acts like a switch
– It is made of a semiconductor material, which is neither a particularly good conductor of electricity, such as copper, nor a particularly good insulator, such as rubber
![Page 39: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/39.jpg)
4–39
Circuits
• Two general categories
– In a combinational circuit, the input values explicitly determine the output
– In a sequential circuit, the output is a function of the input values as well as the existing state of the circuit
• As with gates, we can describe the operations of entire circuits using three notations– Boolean expressions– logic diagrams– truth tables
![Page 40: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/40.jpg)
4–40
Combinational Circuits
• Gates are combined into circuits by using the output of one gate as the input for another
Page 99
AND
AND
OR
![Page 41: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/41.jpg)
4–41
Combinational Circuits
• Because there are three inputs to this circuit, eight rows are required to describe all possible input combinations
• This same circuit using Boolean algebra:
(AB + AC)
jasonm:
Redo to get white space around table (p100)
jasonm:
Redo to get white space around table (p100)
Page 100
![Page 42: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/42.jpg)
4–42
Now let’s go the other way; let’s take a Boolean expression and draw
• Consider the following Boolean expression: A(B + C)
jasonm:
Redo table to get white space (p101)
jasonm:
Redo table to get white space (p101)
Page 100
Page 101
• Now compare the final result column in this truth table to the truth table for the previous example• They are identical
![Page 43: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/43.jpg)
4–43
Simple design problem
• A calculation has been done and its results
• are stored in a 3-bit number
• Check that the result is negative by anding
• the result with the binary mask 100
• Hint: a “mask” is a value that is anded with
• a value and leaves only the important bit
![Page 44: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/44.jpg)
4–44
Now let’s go the other way; let’s take a Boolean expression and draw
• We have therefore just demonstrated circuit equivalence
– That is, both circuits produce the exact same output for each input value combination
• Boolean algebra allows us to apply provable mathematical principles to help us design logical circuits
![Page 45: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/45.jpg)
4–45
Adders
• At the digital logic level, addition is performed in binary
• Addition operations are carried out by special circuits called, appropriately, adders
![Page 46: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/46.jpg)
4–46
Adders
• The result of adding two binary digits could produce a carry value
• Recall that 1 + 1 = 10 in base two
• A circuit that computes the sum of two bits and produces the correct carry bit is called a half adder
• Notice the Sum & Carry are NEVER both 1.
(XOR) (AND)
![Page 47: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/47.jpg)
4–47
Adders
• Circuit diagram representing a half adder
• Two Boolean expressions:
sum = A Bcarry = AB
Page 103
![Page 48: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/48.jpg)
4–48
Adders
• A circuit called a full adder takes the carry-in value into account
Figure 4.10 A full adder
![Page 49: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/49.jpg)
4–49
Adding Many Bits
• To add 2 8-bit values, we can duplicate a full-adder circuit 8 times. The carry-out from one place value is used as the carry in for the next place value. The value of the carry-in for the rightmost position is assumed to be zero, and the carry-out of the leftmost bit position is discarded (potentially creating an overflow error).
![Page 50: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/50.jpg)
4–50
How to use NOR gate to build a NOT gate?Truth Table
A B C Q
0 0 0 1
1 1 1 0Hint!
Link inputs B & C together (to a same source).
A Q
B
C
When A = 0, B = C = A = 0When A = 1, B = C = A = 1
![Page 51: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/51.jpg)
4–51
How to use NOR gates to build an OR gate?Truth Table
Hint 1 : Use 2 NOR gates
AQ
B
C
Hint 2 : From a NOR gate, build a NOT gate Hint 3 : Put this “NOT” gate after a NOR gate
D
E
A B C D E Q
0 0 1 1 1 0
0 1 0 0 0 1
1 0 0 0 0 1
1 1 0 0 0 1
NOR NOT
![Page 52: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/52.jpg)
4–52
How to use NOR gates to build an AND gate?Truth Table
Hint 1 : Use 3 NOR gatesHint 2 : From 2 NOR gates, build 2 NOT gates Hint 3 : Each “NOT” gate is an input to the 3rd NOR gate
A B C D Q
0 0 1 1 0
0 1 1 0 0
1 0 0 1 0
1 1 0 0 1
A
B
C
D
Q
![Page 53: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/53.jpg)
4–53
How to use NOR gates to build a NAND gate?Truth Table
Hint 2 : Use 3 NOR gates to build a NAND gate (previous lesson)
Hint 3 : Use the 4th NOR gate to build a NOT gate
Hint 4 : Insert “NOT” gate after “NAND” gate
Hint 5 : NOT-NAND = AND
Hint 1 : Use 4 NOR gates
A
B
C
DQ
E A B C D E Q
0 0 1 1 0 1
0 1 1 0 0 1
1 0 0 1 0 1
1 1 0 0 1 0
![Page 54: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/54.jpg)
4–54
How to use NAND gates to build a NOT gate?Truth Table
Hint! Link inputs B & C together (to a same source).
When A = 0, B = C = A = 0When A = 1, B = C = A = 1
A Q
C
B A B C Q
0 0 0 1
1 1 1 0
![Page 55: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/55.jpg)
4–55
How to use NAND gates to build an AND gate?Truth Table
AQ
B
A B C Q
0 0 1 0
0 1 1 0
1 0 1 0
1 1 0 1
C
Hint 1 : Use 2 NAND gatesHint 2 : From a NAND gate, build a NOT gate
Hint 3 : Put this “NOT” gate after a NAND gate
NAND NOT
Hint 4 : NOT-NAND = AND
![Page 56: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/56.jpg)
4–56
How to use NAND gates to build an OR gate?Truth Table
A B C D Q
0 0 1 1 0
0 1 1 0 1
1 0 0 1 1
1 1 0 0 1Hint 1 : Use 3 NAND gates
Hint 2 : Use 2 NAND gates to build 2 NOT gates
Hint 3 : Put the 3rd NAND gate after the 2 “NOT” gates
A
B
C
DQ
![Page 57: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/57.jpg)
4–57
How to use NAND gates to build a NOR gate?Truth Table
A B C D E Q
0 0 1 1 0 1
0 1 1 0 1 0
1 0 0 1 1 0
1 1 0 0 1 0Hint 1 : Use 4 NAND gates
Hint 2 : Use 3 NAND gates to build an OR gate
Hint 3 : Use a NOR gate to build a NOT gate
A
B
C
DQ
E
Hint 4 : Put the “NOT” gate after “OR” gate
![Page 58: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/58.jpg)
4–58
![Page 59: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/59.jpg)
4–59
![Page 60: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/60.jpg)
4–60
as Universal Logic Gates
• Any logic circuit can be built using only NAND gates, or only NOR gates. They are the only logic gate needed.
• Here are the NAND equivalents:
NAND and NOR
![Page 61: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/61.jpg)
4–61
NAND and NOR as Universal Logic Gates (cont)
• Here are the NOR equivalents:
• NAND and NOR can be used to reduce the number of required gates in a circuit.
![Page 62: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/62.jpg)
4–62
![Page 63: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/63.jpg)
4–63
![Page 64: Spm Logic Gates Ppt](https://reader036.vdocuments.us/reader036/viewer/2022081413/547282cdb4af9f47168b4577/html5/thumbnails/64.jpg)
4–64
Practice Assignment (check the result)