software implementation of asynchronous serial i/o

M

AN555

Software Implementation of Asynchronous Serial I/O

INTRODUCTIONPIC16CXXX microcontrollers from Microchip Technology,Inc., high-performance, EPROM-based 8-bit microcon-trollers. Some of the members of this series (like thePIC16C71 and PIC16C84) do not have an on-chip hard-ware asynchronous serial port. This application notedescribes the interrupt driven software implementation ofAsynchronous Serial I/O (Half Duplex RS-232 Communi-cations) using PIC16CXXX microcontrollers. Thesemicrocontrollers can operate at very high speeds with aminimum of 250 ns cycle time (with input clock frequencyof 16 MHz). To test the RS-232 routines, a simple DigitalVoltmeter (DVM)/Analog Data Acquisition System hasbeen implemented using a PIC16C71, in which, uponreception of a command from host (IBM PC-AT ), an 8-bitvalue of the selected A/D channel is transmitted back tothe host.

IMPLEMENTATIONA half duplex, interrupt driven, software implementation ofRS-232 communications, using a PIC16C71, is describedin detail below. The transmit pin used in the example codeis RB7 and the receive pin is connected to the RA4/T0CKIpin (Figure 2). Of course these pins are connected withappropriate voltage translation to/from RS-232/CMOSlevels. Schematics describe the voltage translation in thehardware section of this application note.

Transmit ModeTransmit mode is quite straight-forward to implement insoftware using interrupts. Once input clock frequencyand baud rate are known, the number of clock cyclesper bit can be computed. The on-chip Timer0 timer withits prescaler can be used to generate an interrupt onTMR0 overflow. This TMR0 overflow interrupt can beused as timing to send each bit. The Input clock fre-quency (_ClkIn ) and Baud Rate (_BaudRate ) areprogrammable by the user and the TMR0 time-outvalue (the period for each bit) is computed at assemblytime. Whether the prescaler must be assigned toTimer0 or not is also determined at assembly time. Thiscomputation is done in the header file rs232.h . Notethat very high speed transmissions can be obtained iftransmission is done with “software delays” instead ofbeing “every interrupt” driven, however, the processorwill be totally dedicated to this job.

Author: Amar Palacherla Microchip TechnologyCode Update: Scott Fink Microchip Technology Inc.

1997 Microchip Technology Inc.

IBM PC-AT is a registered trademark of International Busines

Transmission of a byte is performed by calling thePutChar function and the data byte in the TxReg istransmitted out. Before calling this function (PutChar ),the data must be loaded into TxReg and ensure theserial port is free. The serial port is free when both the_txmtProgress and the _rcvOver bits are cleared (seedescription of these bits in the Serial Status/ControlReg table given later).

Summary of PutChar function:

1. Make sure _txmtProgress & _rcvOver bits arecleared

2. Load TxReg with data to be transmitted3. Call PutChar function

Receive ModeThe reception mode implementation is slightly differentfrom the transmit mode. Unlike the transmit pin (TX inthe example code is RB7, but could be any I/O pin), thereceive pin (RX) must be connected to pin RA4/T0CKI.This is because, in reception, the Start Bit, which isasynchronous in nature, must be detected. To detectthe Start bit, when put in Reception mode, the Timer0module is configured to Counter mode. The OPTIONregister is configured so the Timer0 module is put inCounter mode (increment on external clock onRA4/T0CKI Pin) and set to increment on the fallingedge of pin RA4/T0CKI with no prescaler assigned.After this configuration setup, TMR0 (File Reg 1) isloaded with 0xFF. A falling edge on the T0CKI pinmakes TMR0 roll over from 0xFF to 0x00, thus gener-ating an interrupt indicating a Start Bit. The RA4/T0CKIpin is sampled again to make sure the transition onTMR0 is not a glitch. Once the start bit has beendetected, the Timer0 module is reconfigured to incre-ment on internal clock and the prescaler is assigned toit depending on input master clock frequency and thebaud rate (configured same way as the transmissionmode).

The software serial port is put in reception mode whena call is made to function GetChar . Before calling thisfunction make sure the serial port is free (i.e.,_txmtProgress and _rcvOver status bits must be '0').On completion of a reception of a byte, the data isstored in RxReg and the _rcvOver bit is cleared.

Summary of GetChar function:

1. Make sure _txmtProgress & _rcvOver bits arecleared.

2. Call GetChar function.3. The received Byte is in TxReg after the _rcvOver

bit is cleared.

DS00555C-page 1

s Machines Corp.

AN555

Parity Generation

Parity can be enabled at assembly time by setting the“_PARITY_ENABLE” flag to TRUE. If enabled, paritycan be configured to either EVEN or ODD parity. Intransmission mode, if parity is enabled, the parity bit iscomputed and transmitted as the ninth bit. Onreception, the parity is computed on the received byteand compared to the ninth bit received. If a match doesnot occur the parity error bit is set in the RS-232Status/Control Register (_ParityErr bit of SerialStatusreg). The parity bit is computed using the algorithmshown in Figure 1. This algorithm is highly efficientusing the PIC16CXXX’s SWAPF and XORWF instruc-tions (with ability to have the destination as either thefile register itself or the W register) and the sub-routine(called GenParity ) is in file txmtr.asm .

DS00555C-page 2

FIGURE 1: AN EFFICIENT PARITY GENERATION SCHEME IN SOFTWARE

Assembly Time Options

The firmware is written as a general purpose routineand the user must specify the parameters shown inTable 1 before assembling the program. The Sta-tus/Control register is described in Table 2.

TABLE 1: LIST OF ASSEMBLY TIME OPTIONS

_ClkIn Input clock frequency of the processor.

_BaudRate Desired Baud Rate. Any valid value can be used. The highest baud rate achievable depends on input clock frequency. 600 to 4800 Baud was tested using a 4 MHz Input Clock. 600 to 19200 Baud was tested using a 10 MHz Input Clock. Higher rates can be obtained using higher input clock frequencies.Once the _BaudRate & _ClkIn are specified, the program automatically selects all the appropriate timings.

_DataBits Can specify 1 to 8 data bits.

_StopBits Limited to 1 Stop Bit. Must be set.

_PARITY_ENABLE Parity Enable Flag. Configure it to TRUE or FALSE. If PARITY is used, then configure it to TRUE, else FALSE. See “_ODD_PARITY” flag description below.

_ODD_PARITY Configure it to TRUE or FALSE. If TRUE, then ODD PARITY is used, else EVEN Parity Scheme is used.This Flag is ignored if _PARITY_ENABLE is configured to FALSE.

_USE_RTSCTS RTS & CTS Hardware handshaking signals. If configured to FALSE, no hardware handshaking is used. If configured to TRUE, RTS & CTS use up 2 I/O Pins of PORTB.

Data Byte

Bits <7:4> Bits <3:0>

XOR

<3:2> <1:0>

1 0

Parity BitXOR

XOR


AN555

TABLE 2: BIT ASSIGNMENT OF SERIAL STATUS/CONTROL REGISTER (SERIALSTATUS REG)

Bit # Name Description

0 _txmtProgress

1 = Transmission in progress.0 = Transmission line free.

1 _txmtEnable Set this bit on initialization to enable transmission. This bit may be used to abort a transmission. The transmission is aborted if in the middle of a transmission (i.e., when _txmtProgress bit is '1') _txmtEnable bit is cleared. This bit gets automatically set when the PutChar function is called.

2 _rcvProgress 1 = Middle of a byte reception.0 = Reception of a byte (in RxReg) is complete and is set when a valid start

bit is detected in reception mode.

3 _rcvOver 0 = Completion of reception of a byte. The user’s code can poll this bit after calling the GetChar function and check to see if it is set. When set, the received byte is in RxReg. Other status bits should also be checked for any reception errors.

4 _ParityErr 1 = Parity error on reception (irrespective of Even Or Odd parity chosen). Not applicable if No Parity is used.

5 _FrameErr 1 = Framing error on reception.

6 Unused

7 _parityBit The 9th bit of transmission or reception. In transmission mode, the parity bit of the byte to be transmitted is stored in this bit. In receive mode, the 9th bit (or parity bit) received is stored in this bit. Not Applicable if no parity is used.

1997 Microchip Technology Inc. DS00555C-page 3

AN555

Hardware

The hardware is primarily concerned with voltage trans-lation from RS-232 to CMOS levels and vice versa.Three circuits are given below and the user may choosewhichever best applies. The primary differencebetween each solution is cost versus number of compo-nents. Circuits in Figure 3 and Figure 4 are very lowcost but have more components than the circuit inFigure 2. The circuit in Figure 2 interfaces to a RS-232line using a single chip (MAX-232) and single +5V sup-ply. The circuit in Figure 3 is a low cost RS-232 Inter-face but requires two chips and a single +5V supplysource.

DS00555C-page 4

Figure 4 shows a very low cost RS-232 Interface to anIBM PC-AT with no external power requirements. Thecircuit draws power from the RS-232 line (DTR) andmeets the spec of drawing power less than 5 mA. Thisrequires that for the host to communicate it must assertlines DTR high and RTS low. The power is drawn fromthe DTR line and this requires that DTR be assertedhigh and must be at least 7V. The negative -5 to -10Vrequired by LM339 is drawn from the RTS line and thusthe host must assert RTS low. This circuit is possiblebecause of the low current consumption of thePIC16C71 (typical 2 mA).

FIGURE 2: SINGLE CHIP RS-232 INTERFACE (SINGLE +5V SUPPLY)

FIGURE 3: LOW COST RS-232 INTERFACE (TWO CHIPS, SINGLE +5V SUPPLY)

+5V

10 µF, 6.3V

VDD

VSS

PIC16C71

T0CKI

RB7

RTS

CTS

0.1 µF

RX

TX

RTS

CTS

0.1 µF0.1 µF

0.1 µF

16

12

11

9

10

1

3

6

5 15

2

13

14

8

7

6MAX-232A

RS-232Signals

+5V

TX

RTS

DTR

(Assert DTR low)

V+

B1

B2

A

V-

OUTB

OUTA

GND

TX (RS-232)

RTS (RS-232)

MC14C88

RX (RS-232)

CTS (RS-232)

RX

CTS

+5V

GND

OUTA

OUTB

INA

INB


AN555

FIGURE 4: LOW COST, LOW POWER RS-232 INTERFACE (POWER SUPPLIED BY RS-232 LINES)

1 6

DB9

RS-232DTR

BAT 42+5V

LM2936

100 µF 10 µF

VAIN

1k

0.1 µF

RA0

PIC16CXXX

T0CKI

RB7

+5V

10kZVN104

IN4148

RX (Pin 3of DB9)

RTS (Pin 7of DB9

TX (Pin 2of DB9)

10k

10k

10k

-10V

+5V

IN4148

LM301

Test Program

To test the transmission and reception modules, a mainprogram is written in which the PIC16C71 waits toreceive a command from a host through the RS-232.On reception of a byte (valid commands are 0x00,0x01, 0x02 & 0x03), the received byte is treated as thePIC16C71’s A/D channel number and the requestedchannel is selected. An A/D conversion is started andwhen the conversion is complete (in about 20 µs) thedigital data (8-bits) is transmitted back to the host. AMicrosoft Windows program running on anIBM PC/AT was written to act as a host and collect theA/D data from the PIC16C71 via an RS-232 port. TheWindows program (DVM.EXE) runs as a backgroundjob and displays the A/D data in a small window (similarto the CLOCK program that comes with MS Windows).The windows program and the PIC16C71 together actlike a data acquisition system or a digital voltmeter(DVM). The block diagram of the system is shown inFigure 2. The input clock frequency is fixed at 4 MHzand RS-232 parameters are set to 1200 Baud, 8-bits,1 Stop Bit and No Parity. The program duringdevelopment stage was also tested at 1200, 2400,4800 Baud Rates @ 4 MHz Input Clock and up to19200 Baud @ 10 MHz input clock frequency (all testswere performed with No Parity, Even Parity and OddParity at 8 and 7 Data Bits).


Microsoft and Windows are registered trademarks of Microsof

FIGURE 5: MS WINDOWS PROGRAM FETCHING A/D DATA FROM PIC16C71 VIA RS-232

PIC16C71:DVM

Chan#0 → 2.52 Volts

DS00555C-page 5

t Corp.

AN555

Source Code

The PIC16CXXX source code along with the MicrosoftWindows DVM Program (executable running on an IBMPC/AT under MS Windows 3.1 or higher) is available onMicrochip's BBS. The assembly code for PIC16CXXXmust be assembled using Microchip’s UniversalAssembler, MPASM. The code cannot be assembledusing the older assemblers without significant modifica-tions. It is suggested that user’s who do not have thenew assembler MPASM, change to the new version.

DS00555C-page 6

The MS Windows Program (DVM.EXE) runs under MSWindows 3.1 or higher. The program does not have anymenus and shows up as a small window displaying A/DData and runs as a background job. There are a fewcommand line options which are described below.

-Px : x is the comm port number (e.g., - P2 selects COM2). Default is COM1.

-Cy : y is the number of A/D channels to display. Default is one channel (channel #1).

-Sz : z is a floating point number that represents the scaling factor (For example - S5.5 would display the data as 5.5*<8bit A/D>/256). The default value is 5.0 volts.

-S0 : will display the data in raw format without any scaling.


AN555

APPENDIX A: RS232.H

NOLIST

;*****************************************************************************************; RS-232 Header File; PIC16C6X/7X/8X;*****************************************************************************************

_ClkOut equ (_ClkIn >> 2) ; Instruction Cycle Freq = CLKIN/4 ;

_CyclesPerBit set (_ClkOut/_BaudRate)_tempCompute set (_CyclesPerBit >> 8);;*****************************************************************************************; Auto Generation Of Prescaler & TMR0 Values; Computed during Assembly Time;*****************************************************************************************

; At first set Default values for TMR0Prescale & TMR0PreLoad;TMR0Prescale set 0TMR0PreLoad set _CyclesPerBitUsePrescale set FALSE

if (_tempCompute >= 1) TMR0Prescale set 0 TMR0PreLoad set (_CyclesPerBit >> 1)

UsePrescale set TRUE endif

if (_tempCompute >= 2) TMR0Prescale set 1 TMR0PreLoad set (_CyclesPerBit >> 2) endif





if (_tempCompute >= 64)

Please check the Microchip BBS for the latest version of the source code. Microchip’s Worldwide Web Address: www.microchip.com; Bulletin Board Support: MCHIPBBS using CompuServe® (CompuServe membership not required).


AN555

TMR0Prescale set 6 TMR0PreLoad set (_CyclesPerBit >> 7) endif


; if( (TMR0Prescale == 0) && (TMR0PreLoad < 60)) messg “Warning : Baud Rate May Be Too High For This Input Clock” endif;; Compute TMR0 & Prescaler Values For 1.5 Times the Baud Rate for Start Bit Detection;

_SBitCycles set (_ClkOut/_BaudRate) + ((_ClkOut/4)/_BaudRate)_tempCompute set (_SBitCycles >> 8)

_BIT1_INIT set 08SBitPrescale set 0SBitTMR0Load set _SBitCycles

if (_tempCompute >= 1) SBitPrescale set 0 SBitTMR0Load set (_SBitCycles >> 1) _BIT1_INIT set 0 endif

if (_tempCompute >= 2) SBitPrescale set 1 SBitTMR0Load set (_SBitCycles >> 2) endif






DS00555C-page 8 1997 Microchip Technology Inc.

AN555


;;*****************************************************************************************;#define _Cycle_Offset1 24 ;account for interrupt latency, call time

LOAD_TMR0 MACRO Mode, K, Prescale

if(UsePrescale == 0 && Mode == 0) movlw -K + _Cycle_Offset1 else movlw -K + (_Cycle_Offset1 >> (Prescale+1)) ; Re Load TMR0 init value + INT Latency Offset endif movwf _TMR0 ; Note that Prescaler is cleared when TMR0 is written

ENDM;*****************************************************************************************

LOAD_BITCOUNT MACRO

movlw _DataBits+1 movwf BitCount movlw 1 movwf ExtraBitCount

if _PARITY_ENABLE movlw 2 movwf ExtraBitCount endif

ENDM;;****************************************************************************************; Pin Assignements;****************************************************************************************#define RX_MASK 0x10 ; RX pin is connected to RA4, ie. bit 4#define RX_Pin _porta,4 ; RX Pin : RA4#define RX RxTemp,4

#define TX _portb,7 ; TX Pin , RB7

#define _RTS _portb,5 ; RTS Pin, RB5, Output signal#define _CTS _portb,6 ; CTS Pin, RB6, Input signal

#define _txmtProgress SerialStatus,0#define _txmtEnable SerialStatus,1

#define _rcvProgress SerialStatus,2#define _rcvOver SerialStatus,3#define _ParityErr SerialStatus,4#define _FrameErr SerialStatus,5

#define _parityBit SerialStatus,7

;****************************************************************************************

_OPTION_SBIT set 0x38 ; Increment on Ext Clock (falling edge), for START Bit Detect if UsePrescale_OPTION_INIT set 0x00 ; Prescaler is used depending on Input Clock & Baud Rate else


AN555

_OPTION_INIT set 0x0F endif

CBLOCK 0x0C TxReg ; Transmit Data Holding/Shift Reg RxReg ; Rcv Data Holding Reg RxTemp SerialStatus ; Txmt & Rev Status/Control Reg BitCount ExtraBitCount ; Parity & Stop Bit Count SaveSaveWREG ; temp hold reg of W register on INT SaveStatus ; temp hold reg of STATUS Reg on INT temp1, temp2 ENDC

;***********************************************************************************************

LIST


AN555

APPENDIX B: RS232 Communications Using PIC16CXXX

TITLE “RS232 Communications : Half Duplex : PIC16C6x/7x/8x” SUBTITLE “Software Implementation : Interrupt Driven”

;************************************************************************************************; Software Implementation Of RS232 Communications Using PIC16CXXX; Half-Duplex ;; These routines are intended to be used with PIC16C6X/7X family. These routines can be; used with processors in the 16C6X/7X family which do not have on board Hardware Async; Serial Port.; MX..;; Description :; Half Duplex RS-232 Mode Is implemented in Software.; Both Reception & Transmission are Interrupt driven; Only 1 peripheral (TMR0) used for both transmission & reception; TMR0 is used for both timing generation (for bit transmission & bit polling); and Start Bit Detection in reception mode.; This is explained in more detail in the Interrupt Subroutine.; Programmable Baud Rate (speed depending on Input Clock Freq.), programmable; #of bits, Parity enable/disable, odd/even parity is implemented.; Parity & Framing errors are detected on Reception;; RS-232 Parameters;;The RS-232 Parameters are defined as shown below:;; _ClkIn : Input Clock Frequency of the processor; NOTE : RC Clock Mode Is Not Suggested due to wide variations); _BaudRate : Desired Baud Rate. Any valid value can be used.; The highest Baud Rate achievable depends on Input Clock Freq.; 300 to 4800 Baud was tested using 4 Mhz Input Clock; 300 to 19200 Baud was tested using 10 Mhz Input Clock; Higher rates can be obtained using higher Input Clock Frequencies.; Once the _BaudRate & _ClkIn are specified the program; automatically selects all the appropriate timings; _DataBits : Can specify 1 to 8 Bits.; _StopBits : Limited to 1 Stop Bit. Must set it to 1.; _PARITY_ENABLE : Parity Enable Flag. Set it to TRUE or FALSE. If PARITY; is used, then set it to TRUE, else FALSE. See “_ODD_PARITY” flag; description below; _ODD_PARITY : Set it to TRUE or FALSE. If TRUE, then ODD PARITY is used, else; EVEN Parity Scheme is used.; This Flag is ignored if _PARITY_ENABLE is set to FALSE .;;; Usage :; An example is given in the main program on how to Receive & Transmit Data; In the example, the processor waits until a command is received. The command is interpreted; as the A/D Channel Number of PIC16C71. Upon reception of a command, the desired A/D channel; is selected and after A/D conversion, the 8 Bit A/D data is transmitted back to the Host.;; The RS-232 Control/Status Reg’s bits are explained below :;; “SerialStatus” : RS-232 Status/Control Register;; Bit 0 : _txmtProgress (1 if transmission in progress, 0 if transmission is; complete) After a byte is transmitted by calling “PutChar” function; the user’s code can poll this bit to check if transmission is ; This bit is reset after the STOP bit has been transmitted complete.



AN555

; Bit 1 : _txmtEnable Set this bit to 1 on initialization to enable transmission.; This bit can be used to Abort a transmission while the; transmitter is in progress (i.e when _txmtProgress = 1); Bit 2 : _rcvProgress Indicates that the receiver is in middle of reception.; It is reset when a byte is received.; Bit 3 : _rcvOver This bit indicates the completion of Reception of a Byte. The; user’s code can poll this bit after calling “GetChar” function.Once; “GetChar” function is called, this bit is 1 and clear to 0 after; reception of a complete byte (parity bit if enabled & stop bit); Bit 4 : _ParityErr A 1 indicates Parity Error on Reception (both even & odd parity); Bit 5 : _FrameErr A 1 indicates Framing Error On Reception;; Bit 6 : _unused_ Unimplemented Bit;; Bit 7 : _parityBit The 9th bit of transmission or reception (status of PARITY bit; if parity is enabled);; To Transmit A Byte Of Data :; 1) Make sure _txmtProgress & _rcvOver bits are cleared; 2) Load TxReg with data to be transmitted; 3) CALL PutChar function;; To Receive A Byte Of Data :; 1) Make sure _txmtProgress & _rcvOver bits are cleared; 2) CALL GetChar function; 3) The received Byte is in TxReg after _rcvOver bit is cleared;;; Rev 2, May 17,1994 Scott Fink; Corrected 7 bit and parity operation, corrected stop bit generation, corrected; receive prescaler settings. Protected against inadvertant WDT reset.;************************************************************************************************

Processor 16C71 Radix DEC EXPAND

include “16Cxx.h”

;************************************************************************************************; Setup RS-232 Parameters;************************************************************************************************

_ClkIn equ 4000000 ; Input Clock Frequency is 4 Mhz_BaudRate set 1200 ; Baud Rate (bits per second) is 1200_DataBits set 8 ; 8 bit data, can be 1 to 8_StopBits set 1 ; 1 Stop Bit, 2 Stop Bits is not implemented

#define _PARITY_ENABLE FALSE ; NO Parity#define _ODD_PARITY FALSE ; EVEN Parity, if Parity enabled#define _USE_RTSCTS FALSE ; NO Hardware Handshaking is Used

include “rs232.h”

;************************************************************************************************;

ORG _ResetVector goto Start; ORG _IntVector goto Interrupt;;************************************************************************************************; Table Of ADCON0 Reg


AN555

; Inputs : W register (valid values are 0 thru 3); Returns In W register, ADCON0 Value, selecting the desired Channel;; Program Memory : 6 locations; Cycles : 5;;************************************************************************************************

GetADCon0: andlw 0x03 ; mask off all bits except 2 LSBs (for Channel # 0, 1, 2, 3) addwf _pcl retlw (0xC1 | (0 << 3)) ; channel 0 retlw (0xC1 | (1 << 3)) ; channel 1 retlw (0xC1 | (2 << 3)) ; channel 2GetADCon0_End: retlw (0xC1 | (3 << 3)) ; channel 3

if( (GetADCon0 & 0xff) >= (GetADCon0_End & 0xff)) MESSG “Warning : Crossing Page Boundary in Computed Jump, Make Sure PCLATH is Loaded Correctly” endif;;************************************************************************************************; Initialize A/D Converter; <RA0:RA3> Configure as Analog Inputs, VDD as Vref; A/D Clock Is Internal RC Clock; Select Channel 0;; Program Memory : 6 locations; Cycles : 7;;************************************************************************************************InitAtoD: bsf _rp0 clrf _adcon1 bcf _rp0 movlw 0xC1 movwf _adcon0 return;;************************************************************************************************; Main Program Loop;; After appropriate initilization, The main program wait for a command from the RS-232.; The command is 0, 1, 2 or 3. This command/data represents the A/D Channel Number.; After a command is received, the appropriate A/D Channel is seleted and when conversion is; completed the A/D Data is transmitted back to the Host. The controller now waits for a new; command.;************************************************************************************************

Start: call InitSerialPort;WaitForNextSel: if _USE_RTSCTS bcf _rp0 bcf _RTS ; ready to accept data from host endif call GetChar ; wait for a byte reception btfsc _rcvOver ; _rcvOver Gets Cleared when a Byte Is Received (in RxReg) goto $-1 ; USER can perform other jobs here, can poll _rcvOver bit;; A Byte is received, Select The Desired Channel & TMXT the desired A/D Channel Data; bcf _rp0 ; make sure to select Bank0 movf RxReg,w ; W register = Commanded Channel # (0 thru 3) call GetADCon0 ; Get ADCON0 Reg Constant from Table Lookup


AN555

movwf _adcon0 ; Load ADCON0 reg, selecting the desired channel nop; bsf _go ; start conversion btfsc _done goto $-1 ; Loop Until A/D Conversion Done

movf _adres,w movwf TxReg if _USE_RTSCTS bsf _RTS ; Half duplex mode, transmission mode, ask host not to send data btfsc _CTS ; Check CTS signal if host ready to accept data goto $-1 endif call PutChar btfsc _txmtProgress goto $-1 ; Loop Until Transmission Over, User Can Perform Other Jobs

; goto WaitForNextSel ; wait for next selection (command from Serial Port);;************************************************************************************************; RS-232 Routines;************************************************************************************************; Interrupt Service Routine;; Only TMR0 Interrupt Is used. TMR0 Interrupt is used as timing for Serial Port Receive & Transmit; Since RS-232 is implemented only as a Half Duplex System, The TMR0 is shared by both Receive &; Transmit Modules.; Transmission :; TMR0 is setup for Internal Clock increments and interrupt is ; generated whenTMR0 overflows. Prescaler is assigned, depending on The ; INPUT CLOCK & the desired BAUD RATE.; Reception :; When put in receive mode, TMR0 is setup for external clock mode; (FALLING EDGE) and preloaded with 0xFF. When a Falling Edge is; detected on T0CKI Pin, TMR0 rolls over and an Interrupt is generated ; (thus Start Bit Detect). Once the start bit is detected, TMR0 is ; changed to INTERNAL CLOCK mode and TMR0 is preloaded with a certain ; value for regular timing interrupts to Poll T0CKI Pin (i.e RX pin). ;;************************************************************************************************

Interrupt: btfss _rtif retfie ; other interrupt, simply return & enable GIE;; Save Status On INT : W register & STATUS Regs; movwf SaveWREG swapf _status,w ; affects no STATUS bits : Only way OUT to save STATUS Reg ????? movwf SaveStatus; btfsc _txmtProgress goto _TxmtNextBit ; Txmt Next Bit btfsc _rcvProgress goto _RcvNextBit ; Receive Next Bit goto _SBitDetected ; Must be start Bit ;RestoreIntStatus: swapf SaveStatus,w movwf _status ; restore STATUS Reg swapf SaveWREG ; save W register swapf SaveWREG,w ; restore W register bcf _rtif


AN555

retfie;;************************************************************************************************;;;; Configure TX Pin as output, make sure TX Pin Comes up in high state on Reset; Configure, RX_Pin (T0CKI pin) as Input, which is used to poll data on reception;; Program Memory : 9 locations; Cycles : 10;************************************************************************************************

InitSerialPort: clrf SerialStatus; bcf _rp0 ; select Bank0 for Port Access bsf TX ; make sure TX Pin is high on powerup, use RB Port Pullup bsf _rp0 ; Select Bank1 for TrisB access bcf TX ; set TX Pin As Output Pin, by modifying TRIS if _USE_RTSCTS bcf _RTS ; RTS is output signal, controlled by PIC16CXXX bsf _CTS ; CTS is Input signal, controlled by the host endif bsf RX_Pin ; set RX Pin As Input for reception return;;************************************************************************************************

include “txmtr.asm” ; The Transmit routines are in file “txmtr.asm” include “rcvr.asm” ; The Receiver Routines are in File “rcvr.asm”

;************************************************************************************************

END


AN555

APPENDIX C: GetChar Function

;*****************************************************************************************; GetChar Function; Receives a Byte Of Data; When reception is complete, _rcvOver Bit is cleared; The received data is in RxReg;; Program Memory : 15 locations (17 locations if PARITY is used); Cycles : 16 (18 if PARITY is USED);;*****************************************************************************************GetChar: bcf _rp0 bsf _rcvOver ; Enable Reception, this bit gets reset on Byte Rcv Complete LOAD_BITCOUNT clrf RxReg bcf _FrameErr bcf _ParityErr ; Init Parity & Framing Errors clrf _TMR0 clrwdt bsf _rp0 movlw 07h movwf _option bcf _rp0 clrf _TMR0 bsf _rp0 movlw 0Fh movwf _option clrwdt movlw _OPTION_SBIT ; Inc On Ext Clk Falling Edge movwf _option ; Set Option Reg Located In Bank1 bcf _rp0 ; make sure to select Bank0 movlw 0xFF movwf _TMR0 ; A Start Bit will roll over TMR0 & Gen INT bcf _rtif bsf _rtie ; Enable TMR0 Interrupt retfie ; Enable Global Interrupt;;*****************************************************************************************; Internal Subroutine; entered from Interrupt Service Routine when Start Bit Is detected.;; Program Memory : 14 locations; Cycles : 12 (worst case);;*****************************************************************************************_SBitDetected: bcf _rp0 btfsc RX_Pin ; Make sure Start Bit Interrupt is not a Glitch goto _FalseStartBit ; False Start Bit bsf _rcvProgress clrf _TMR0 clrwdt bsf _rp0 movlw 07h movwf _option bcf _rp0 clrf _TMR0 bsf _rp0 movlw 0Fh movwf _option



AN555

clrwdt movlw (_BIT1_INIT | SBitPrescale) ; Switch Back to INT Clock movwf _option ; Set Option Reg Located In Bank1 bcf _rp0 ; make sure to select Bank0 LOAD_TMR0 1,(SBitTMR0Load), SBitPrescale goto RestoreIntStatus;_FalseStartBit: movlw 0xFF movwf _TMR0 ; reload TMR0 with 0xFF for start bit detection goto RestoreIntStatus;;*****************************************************************************************; Internal Subroutine; entered from Interrupt Service Routine when Start Bit Is detected.;; Program Memory : 28 locations ( 43 locations with PARITY enabled); Cycles : 24 Worst Case ;;*****************************************************************************************_RcvNextBit: clrwdt bsf _rp0 movlw 07h movwf _option bcf _rp0 clrf _TMR0 clrwdt bsf _rp0 movlw 07h movwf _option bcf _rp0 clrf _TMR0 bsf _rp0 movlw 0Fh movwf _option clrwdt movlw (_OPTION_INIT | TMR0Prescale) ; Switch Back to INT Clock movwf _option ; Set Option Reg Located In Bank1; bcf _rp0 movf _porta,w ; read RX pin immediately into W register movwf RxTemp LOAD_TMR0 0,TMR0PreLoad, TMR0Prescale ; Macro to reload TMR0 movf _porta,w xorwf RxTemp,w andlw RX_MASK ; mask for only RX PIN (RA4) btfsc _z goto _PinSampled ; both samples are same state_SampleAgain: movf _porta,w movwf RxTemp ; 2 out of 3 majority sampling done_PinSampled: movf BitCount,1 btfsc _z goto _RcvP_Or_S; decfsz BitCount goto _NextRcvBit;_RcvP_Or_S: if _PARITY_ENABLE decfsz ExtraBitCount goto _RcvParity endif;


AN555

_RcvStopBit: btfss RX bsf _FrameErr ; may be framing Error or Glitch bcf _rtie ; disable further interrupts bcf _rcvProgress bcf _rcvOver ; Byte Received, Can RCV/TXMT an other Byte if _PARITY_ENABLE movf RxReg,w call GenParity ; Generate Parity, for Parity check movlw 0 btfsc _parityBit movlw 0x10 ; to mask off Received Parity Bit in _ParityErr xorwf SerialStatus ; _ParityErr bit is set accordingly endif if _DataBits == 7 rrf RxReg,1 bcf RxReg,7 endif goto RestoreIntStatus;_NextRcvBit: bcf _carry btfsc RX ; prepare bit for shift bsf _carry rrf RxReg ; shift in received data goto RestoreIntStatus; if _PARITY_ENABLE_RcvParity: bcf _ParityErr ; Temporarily store PARITY Bit in _ParityErr btfsc RX ; Sample again to avoid any glitches bsf _ParityErr goto RestoreIntStatus endif;*****************************************************************************************


AN555

APPENDIX D: PutChar Function

;************************************************************************************************; PutChar Function;; Function to transmit A Byte Of Data; Before calling this routine, load the Byte to be transmitted into TxReg; Make sure _txmtProgress & _rcvOver bits (in Status Reg) are cleared before; calling this routine;; Program Memory : 6 locations (10 locations if PARITY is Used); Cycles : 8 (13 if PARITY is Used);;************************************************************************************************PutChar: bsf _txmtEnable ; enable transmission bsf _txmtProgress LOAD_BITCOUNT ; Macro to load bit count decf BitCount,1 if _DataBits == 7 bsf TxReg,7 endif; if _PARITY_ENABLE movf TxReg,W call GenParity ; If Parity is used, then Generate Parity Bit endif ; call _TxmtStartBit bsf _rtie ; Enable TMR0 Overflow INT retfie ; return with _GIE Bit Set;;************************************************************************************************; Internal Subroutine; entered from Interrupt Service Routine when Start Bit Is detected.;; Program Memory : 30 locations (38 locations if PARITY is used); Cycles : 15 Worst Case;;************************************************************************************************

_TxmtNextBit: bcf _rp0 LOAD_TMR0 0,TMR0PreLoad, TMR0Prescale ; Macro to reload TMR0; movf BitCount ; done with data xmission? btfsc _z goto _ParityOrStop ; yes, do parity or stop bit; decf BitCount goto _NextTxmtBit ; no, send another;_ParityOrStop: if _PARITY_ENABLE btfsc ExtraBitCount,1 ; ready for parity bit? goto _SendParity endif movf ExtraBitCount,1 ; check if sending stop bit btfsc _z goto DoneTxmt decf ExtraBitCount,1;



AN555

_StopBit: bsf TX ; STOP Bit is High goto RestoreIntStatus goto DoneTxmt;_NextTxmtBit: bsf _carry rrf TxReg btfss _carry bcf TX btfsc _carry bsf TX; btfss _txmtEnable bsf _rtie ; disable further interrupts, Transmission Aborted ; goto RestoreIntStatus; if _PARITY_ENABLE_SendParity: decf ExtraBitCount,1 ; subtract parity from count btfss _parityBit bcf TX btfsc _parityBit bsf TX goto RestoreIntStatus endif

DoneTxmt bsf TX ; STOP Bit is High bcf _rtie ; disable further interrupts bcf _txmtProgress ; indicates end of xmission goto RestoreIntStatus;;************************************************************************************************; Internal Subroutine; entered from Interrupt Service Routine when Start Bit Is detected.;; Program Memory : 9 locations; Cycles : 10;;************************************************************************************************_TxmtStartBit: bcf _rp0 clrf _TMR0 clrwdt bsf _rp0 movlw 07h movwf _option bcf _rp0 clrf _TMR0 bsf _rp0 movlw 0Fh movwf _option clrwdt movlw (_OPTION_INIT | TMR0Prescale) movwf _option ; Set Option Reg Located In Bank1 bcf _rp0 ; make sure to select Bank0 bcf TX ; Send Start Bit movlw -TMR0PreLoad ; Prepare for Timing Interrupt movwf _TMR0 bcf _rtif return

;************************************************************************************************; Generate Parity for the Value in W register


AN555

;; The parity bit is set in _parityBit (SerialStatus,7); Common Routine For Both Transmission & Reception;; Program Memory : 16 locations; Cycles : 72;;************************************************************************************************ if _PARITY_ENABLE

GenParity: movwf temp2 ; save data movf BitCount,w ; save bitcount movwf temp1 Parityloop rrf temp2 btfss _carry ; put data in carry bit goto NotOne xorlw 00h ; parity calculated by XORing all data bits goto OneDoneNotOne xorlw 01hOneDone decfsz temp1 goto Parityloop ; decrement count movwf temp1; Parity bit is in Bit 0 of temp1; if _ODD_PARITY bsf _parityBit btfsc temp1,0 bcf _parityBit else bcf _parityBit btfsc temp1,0 bsf _parityBit endif

return endif;************************************************************************************************


AN

555

DS

00555C-page 22

1997 M

icrochip Technology Inc.

***

ies.

chip.com; Bulletin Board Support:

APPENDIX E: RS232 Communications Using PIC16C6X/7X/8X

MPASM 01.00.02 Alpha \PICMASTR\CU 5-20-1994 9:13:56 PAGE 1RS232 Communications : Half Duplex : PIC16C6x/7x/8xSoftware Implementation : Interrupt DrivenLOC OBJECT CODE LINE SOURCE TEXT

0001 TITLE “RS232 Communications : Half Duplex : PIC16C6x/7x/8x” 0002 SUBTITLE “Software Implementation : Interrupt Driven” 0003 0004 ;**************************************************************************************************** 0005 ; Software Implementation Of RS232 Communications Using PIC16CXXX 0006 ; Half-Duplex 0007 ; 0008 ; These routines are intended to be used with PIC16C6X/7X family. These routines can be 0009 ; used with processors in the 16C6X/7X family which do not have on board Hardware Async 0010 ; Serial Port. 0011 ; MX.. 0012 ; 0013 ; Description : 0014 ; Half Duplex RS-232 Mode Is implemented in Software. 0015 ; Both Reception & Transmission are Interrupt driven 0016 ; Only 1 peripheral (Timer0) used for both transmission & reception 0017 ; TimerR0 is used for both timing generation (for bit transmission & bit polling) 0018 ; and Start Bit Detection in reception mode. 0019 ; This is explained in more detail in the Interrupt Subroutine. 0020 ; Programmable Baud Rate (speed depnding on Input Clock Freq.), programmable 0021 ; #of bits, Parity enable/disable, odd/even parity is implemented. 0022 ; Parity & Framing errors are detected on Reception 0023 ; 0024 ; RS-232 Parameters 0025 ; 0026 ;The RS-232 Parameters are defined as shown below: 0027 ; 0028 ; _ClkIn : Input Clock Frequency of the processor 0029 ; (NOTE : RC Clock Mode Is Not Suggested due to wide variations) 0030 ; _BaudRate : Desired Baud Rate. Any valid value can be used. 0031 ; The highest Baud Rate achievable depends on Input Clock Freq. 0032 ; 300 to 4800 Baud was tested using 4 Mhz Input Clock 0033 ; 300 to 19200 Baud was tested using 10 Mhz Input Clock 0034 ; Higher rates can be obtained using higher Input Clock Frequenc 0035 ; Once the _BaudRate & _ClkIn are specified the program 0036 ; automatically selectes all the appropiate timings

Please check the Microchip BBS for the latest version of the source code. Microchip’s Worldwide Web Address: www.microMCHIPBBS using CompuServe® (CompuServe membership not required).

1997 M


DS

00555C-page 23

AN

555

ag

e

asnelost.

) e

ed.

.

t)ty)

it

0037 ; _DataBits : Can specify 1 to 8 Bits. 0038 ; _StopBits : Limited to 1 Stop Bit. Must set it to 1. 0039 ; _PARITY_ENABLE : Parity Enable Flag. Set it to TRUE or FALSE. If PARITY 0040 ; is used, then set it to TRUE, else FALSE. See “_ODD_PARITY” fl 0041 ; description below 0042 ; _ODD_PARITY : Set it to TRUE or FALSE. If TRUE, then ODD PARITY is used, els 0043 ; EVEN Parity Scheme is used. 0044 ; This Flag is ignored if _PARITY_ENABLE is set to FALSE. 0045 ; 0046 ; 0047 ; Usage : 0048 ; An example is given in the main program on how to Receive & Transmit Data. In the 0049 ; example, the processor waits until a command is received. The command is interpreted 0050 ; the A/D Channel Number of PIC16C71. Upon reception of a command, the desired A/D chan 0051 ; is selected and after A/D conversion, the 8 Bit A/D data is transmitted back to the H 0052 ; 0053 ; The RS-232 Control/Status Reg’s bits are explained below : 0054 ; 0055 ; “SerialStatus” : RS-232 Status/Control Register 0056 ; 0057 ; Bit 0 : _txmtProgress (1 if transmission in progress, 0 if transmission is complete 0058 ; After a byte is transmitted by calling “PutChar” function, th 0059 ; user’s code can poll this bit to check if transmission is 0060 ; complete. This bit is reset after STOP bit has been transmitt 0061 ; Bit 1 : _txmtEnable Set this bit to 1 on initialization to enable transmission. 0062 ; This bit can be used to Abort a transmission while the 0063 ; transmitter is in progress (i.e when _txmtProgress = 1) 0064 ; Bit 2 : _rcvProgress Indicates that the receiver is in middle of reception. It is 0065 ; reset when a byte is received. 0066 ; Bit 3 : _rcvOver This bit indicates the completion of Reception of a Byte. The 0067 ; user’s ode can poll this bit after calling “GetChar” function 0068 ; Once “GetChar”is called, this bit is 1 and cleared to 0 after 0069 ; reception of a complete byte (parity bit if enabled & stop bi 0070 ; Bit 4 : _ParityErr A 1 indicates Parity Error on Reception (both even & odd pari 0071 ; Bit 5 : _FrameErr A 1 indicates Framing Error On Reception 0072 ; 0073 ; Bit 6 : _unused_ Unimplemented Bit 0074 ; 0075 ; Bit 7 : _parityBit The 9 th bit of transmission or reception (status of PARITY b 0076 ; if parity is enabled) 0077 ; 0078 ; To Transmit A Byte Of Data : 0079 ; 1) Make sure _txmtProgress & _rcvOver bits are cleared 0080 ; 2) Load TxReg with data to be transmitted 0081 ; 3) CALL PutChar function 0082 ; 0083 ; To Receive A Byte Of Data :

AN

555

DS

00555C-page 24

1997 M


***

***

***

***

0084 ; 1) Make sure _txmtProgress & _rcvOver bits are cleared 0085 ; 2) CALL GetChar function 0086 ; 3) The received Byte is in TxReg after _rcvOver bit is cleared 0087 ; 0088 ; 0089 ; Rev 2, May 17,1994 Scott Fink 0090 ; Corrected 7 bit and parity operation, corrected stop bit generation, corrected 0091 ; receive prescaler settings. Protected against inadvertant WDT reset. 0092 ;**************************************************************************************************** 0093 0094 Processor 16C71 0095 Radix DEC 0096 EXPAND 0097 0098 include “16Cxx.h” 0179 0180 0181 0098 0099 0100 ;**************************************************************************************************** 0101 ; Setup RS-232 Parameters 0102 ;**************************************************************************************************** 0103 003D 0900 0104 _ClkIn equ 4000000 ; Input Clock Frequency is 4 Mhz 04B0 0105 _BaudRate set 1200 ; Baud Rate (bits per second) is 1200 0008 0106 _DataBits set 8 ; 8 bit data, can be 1 to 8 0001 0107 _StopBits set 1 ; 1 Stop Bit, 2 Stop Bits is not implemented 0108 0046 0109 #define _PARITY_ENABLE FALSE ; NO Parity 0047 0110 #define _ODD_PARITY FALSE ; EVEN Parity, if Parity enabled 0048 0111 #define _USE_RTSCTS FALSE ; NO Hardware Handshaking is Used 0112 0113 include “rs232.h” 0001 0113 0114 0115 ;**************************************************************************************************** 0116 ; 0117 0118 ORG _ResetVector 0000 2811 0119 goto Start 0120 ; 0121 0122 ORG _IntVector 0004 2823 0123 goto Interrupt 0124 ;

1997 M


DS

00555C-page 25

AN

555

***

***

tly”

***

***

***

0125 ;**************************************************************************************************** 0126 ; Table Of ADCON0 Reg 0127 ; Inputs : W register (valid values are 0 thru 3) 0128 ; Returns In W register, ADCON0 Value, selecting the desired Channel 0129 ; 0130 ; Program Memory : 6 locations 0131 ; Cycles : 5 0132 ; 0133 ;**************************************************************************************************** 0134 0135 GetADCon0: 0005 3903 0136 andlw 0x03 ; mask off all bits except 2 LSBs (for Channel # 0, 1, 2, 3) 0006 0782 0137 addwf _pcl 0007 34C1 0138 retlw (0xC1 | (0 << 3)) ; channel 0 0008 34C9 0139 retlw (0xC1 | (1 << 3)) ; channel 1 0009 34D1 0140 retlw (0xC1 | (2 << 3)) ; channel 2 0141 GetADCon0_End: 000A 34D9 0142 retlw (0xC1 | (3 << 3)) ; channel 3 0143 0144 if( (GetADCon0 & 0xff) >= (GetADCon0_End & 0xff)) 0145 MESSG “Warning : Crossing Page Boundary in Computed Jump, Make Sure PCLATH is Loaded Correc 0146 endif 0147 ; 0148 ;**************************************************************************************************** 0149 ; Initialize A/D Converter 0150 ; <RA0:RA3> Configure as Analog Inputs, VDD as Vref 0151 ; A/D Clock Is Internal RC Clock 0152 ; Select Channel 0 0153 ; 0154 ; Program Memory : 6 locations 0155 ; Cycles : 7 0156 ; 0157 ;**************************************************************************************************** 0158 InitAtoD: 000B 1683 0159 bsf _rp0 000C 0188 0160 clrf _adcon1 000D 1283 0161 bcf _rp0 000E 30C1 0162 movlw 0xC1 000F 0088 0163 movwf _adcon0 0010 0008 0164 return 0165 ; 0166 ;**************************************************************************************************** 0167 ; Main Program Loop 0168 ; 0169 ; After appropriate initialization, The main program wait for a command from RS-232 0170 ; The command is 0, 1, 2 or 3. This command/data represents the A/D Channel Number. 0171 ; After a command is received, the appropriate A/D Channel is selected and when conversion is

AN

555

DS

00555C-page 26

1997 M


***

ata

***

***

0172 ; completed the A/D Data is transmitted back to the Host. The controller now waits for a new 0173 ; command. 0174 ;**************************************************************************************************** 0175 0176 Start: 0011 2033 0177 call InitSerialPort 0178 ; 0179 WaitForNextSel: 0180 if _USE_RTSCTS 0181 bcf _rp0 0182 bcf _RTS ; ready to accept data from host 0183 endif 0012 2074 0184 call GetChar ; wait for a byte reception 0013 198F 0185 btfsc _rcvOver ; _rcvOver Gets Cleared when a Byte Is Received (in RxReg) 0014 2813 0186 goto $-1 ; USER can perform other jobs here, can poll _rcvOver bit 0187 ; 0188 ; A Byte is received, Select The Desired Channel & TMXT the desired A/D Channel Data 0189 ; 0015 1283 0190 bcf _rp0 ; make sure to select Bank0 0016 080D 0191 movf RxReg,w ; W register = Commanded Channel # (0 thru 3) 0017 2005 0192 call GetADCon0 ; Get ADCON0 Reg Constant from Table Lookup 0018 0088 0193 movwf _adcon0 ; Load ADCON0 reg, selecting the desired channel 0019 0000 0194 nop 0195 ; 001A 1508 0196 bsf _go ; start conversion 001B 1908 0197 btfsc _done 001C 281B 0198 goto $-1 ; Loop Until A/D Conversion Done 0199 001D 0809 0200 movf _adres,w 001E 008C 0201 movwf TxReg 0202 if _USE_RTSCTS 0203 bsf _RTS ; Half duplex mode, transmission mode, ask host not to send d 0204 btfsc _CTS ; Check CTS signal if host ready to accept data 0205 goto $-1 0206 endif ww001F 203A 0207 call PutChar 0020 180F 0208 btfsc _txmtProgress 0021 2820 0209 goto $-1 ; Loop Until Transmission Over, User Can Perform Other Jobs 0210 0211 0212 ; 0022 2812 0213 goto WaitForNextSel ; wait for next selection (command from Serial Port) 0214 ; 0215 ;**************************************************************************************************** 0216 ; RS-232 Routines 0217 ;**************************************************************************************************** 0218 ; Interrupt Service Routine

1997 M


DS

00555C-page 27

AN

555

GE)

art ed pin).

***

???

***

0219 ; 0220 ; Only TMR0 Inturrupt Is used. TMR0 Interrupt is used as timing for Serial Port Receive & Transmit 0221 ; Since RS-232 is implemented only as a Half Duplex System, Timer0 is shared by both Receive & 0222 ; Transmit Modules. 0223 ; Transmission : 0224 ; Timer0 is setup for Internal Clock increments and interrupt is generated when 0225 ; TMR0 overflows. Prescaler is assigned, depending on The INPUT CLOCK & the 0226 ; desired BAUD RATE. 0227 ; Reception : 0228 ; When put in receive mode, Timer0 is setup for external clock mode (FALLING ED 0229 ; and preloaded with 0xFF. When a Falling Edge is detected on T0CKI Pin, TMR0 0230 ; rolls over and an Interrupt is generated (thus Start Bit Detect). Once the st 0231 ; bit is detected, TIMER0 is changed to INTERNAL CLOCK mode and TMR0 is preload 0232 ; with a certain value for regular timing interrupts to Poll T0CKI Pin (i.e RX 0233 ; 0234 ;**************************************************************************************************** 0235 0236 Interrupt: 0023 1D0B 0237 btfss _rtif 0024 0009 0238 retfie ; other interrupt, simply return & enable GIE 0239 ; 0240 ; Save Status On INT : W register & STATUS Regs 0241 ; 0025 0092 0242 movwf SaveWREG 0026 0E03 0243 swapf _status,w ; affects no STATUS bits : Only way OUT to save STATUS Reg ??0027 0093 0244 movwf SaveStatus 0245 ; 0028 180F 0246 btfsc _txmtProgress 0029 2844 0247 goto _TxmtNextBit ; Txmt Next Bit 002A 190F 0248 btfsc _rcvProgress 002B 28A8 0249 goto _RcvNextBit ; Receive Next Bit 002C 2890 0250 goto _SBitDetected ; Must be start Bit 0251 ; 0252 RestoreIntStatus: 002D 0E13 0253 swapf SaveStatus,w 002E 0083 0254 movwf _status ; restore STATUS Reg 002F 0E92 0255 swapf SaveWREG ; save W register 0030 0E12 0256 swapf SaveWREG,w ; restore W register 0031 110B 0257 bcf _rtif 0032 0009 0258 retfie 0259 ; 0260 ;**************************************************************************************************** 0261 ; 0262 ; 0263 ; 0264 ; Configure TX Pin as output, make sure TX Pin Comes up in high state on Reset 0265 ; Configure, RX_Pin (T0CKI pin) as Input, which is used to poll data on reception

AN

555

DS

00555C-page 28

1997 M


***

llup

***

***

***

0266 ; 0267 ; Program Memory : 9 locations 0268 ; Cycles : 10 0269 ;**************************************************************************************************** 0270 0271 InitSerialPort: 0033 018F 0272 clrf SerialStatus 0273 ; 0034 1283 0274 bcf _rp0 ; select Bank0 for Port Access 0035 1786 0275 bsf TX ; make sure TX Pin is high on powerup, use RB Port Pu0036 1683 0276 bsf _rp0 ; Select Bank1 for TrisB access 0037 1386 0277 bcf TX ; set TX Pin As Output Pin, by modifying TRIS 0278 if _USE_RTSCTS 0279 bcf _RTS ; RTS is output signal, controlled by PIC16CXXX 0280 bsf _CTS ; CTS is Input signal, controlled by the host 0281 endif 0038 1605 0282 bsf RX_Pin ; set RX Pin As Input for reception 0039 0008 0283 return 0284 ; 0285 ;**************************************************************************************************** 0286 0287 include “txmtr.asm” ; The Transmit routines are in file “txmtr.asm” 0001 ;**************************************************************************************************** 0002 ; PutChar Function 0003 ; 0004 ; Function to transmit A Byte Of Data 0005 ; Before calling this routine, load the Byte to be transmitted into TxReg 0006 ; Make sure _txmtProgress & _rcvOver bits (in Status Reg) are cleared before 0007 ; calling this routine 0008 ; 0009 ; Program Memory : 6 locations (10 locations if PARITY is Used) 0010 ; Cycles : 8 (13 if PARITY is Used) 0011 ; 0012 ;**************************************************************************************************** 0013 PutChar: 003A 148F 0014 bsf _txmtEnable ; enable transmission 003B 140F 0015 bsf _txmtProgress 0016 LOAD_BITCOUNT ; Macro to load bit count 003C 3009 M movlw _DataBits+1 003D 0090 M movwf BitCount 003E 3001 M movlw 1 003F 0091 M movwf ExtraBitCount M if _PARITY_ENABLE M movlw 2 M movwf ExtraBitCount M endif 0040 0390 0017 decf BitCount,1

1997 M


DS

00555C-page 29

AN

555

***

***

La

0018 if _DataBits == 7 0019 bsf TxReg,7 0020 endif 0021 ; 0022 if _PARITY_ENABLE 0023 movf TxReg,W 0024 call GenParity ; If Parity is used, then Generate Parity Bit 0025 endif 0026 ; 0041 2060 0027 call _TxmtStartBit 0042 168B 0028 bsf _rtie ; Enable TMR0 Overflow INT 0043 0009 0029 retfie ; return with _GIE Bit Set 0030 ; 0031 ;**************************************************************************************************** 0032 ; Internal Subroutine 0033 ; entered from Interrupt Service Routine when Start Bit Is detected. 0034 ; 0035 ; Program Memory : 30 locations (38 locations if PARITY is used) 0036 ; Cycles : 15 Worst Case 0037 ; 0038 ;**************************************************************************************************** 0039 0040 _TxmtNextBit: 0044 1283 0041 bcf _rp0 0042 LOAD_TMR0 0,TMR0PreLoad, TMR0Prescale ; Macro to reload TMR0 M if(UsePrescale == 0 && 0 == 0) M movlw -TMR0PreLoad + _Cycle_Offset1 M else 0045 3036 M movlw -TMR0PreLoad + (_Cycle_Offset1 >> (TMR0Prescale+1)) ; Re Load TMR0 init value + INT M endif 0046 0081 M movwf _TMR0 ; Note that Prescaler is cleared when TMR0 is written 0043 ; 0047 0890 0044 movf BitCount ;done with data xmission? 0048 1903 0045 btfsc _z 0049 284C 0046 goto _ParityOrStop ;yes, do parity or stop bit 0047 ; 004A 0390 0048 decf BitCount 004B 2853 0049 goto _NextTxmtBit ;no, send another 0050 ; 0051 _ParityOrStop: 0052 if _PARITY_ENABLE 0053 btfsc ExtraBitCount,1 ;ready for parity bit? 0054 goto _SendParity 0055 endif 004C 0891 0056 movf ExtraBitCount,1 ;check if sending stop bit 004D 1903 0057 btfsc _z 004E 285C 0058 goto DoneTxmt

AN

555

DS

00555C-page 30

1997 M


***

***

004F 0391 0059 decf ExtraBitCount,1 0060 ; 0061 _StopBit: 0050 1786 0062 bsf TX ; STOP Bit is High 0051 282D 0063 goto RestoreIntStatus 0052 285C 0064 goto DoneTxmt 0065 ; 0066 _NextTxmtBit: 0053 1403 0067 bsf _carry 0054 0C8C 0068 rrf TxReg 0055 1C03 0069 btfss _carry 0056 1386 0070 bcf TX 0057 1803 0071 btfsc _carry 0058 1786 0072 bsf TX 0073 ; 0059 1C8F 0074 btfss _txmtEnable 005A 168B 0075 bsf _rtie ; disable further interrupts, Transmission Aborted 0076 ; 005B 282D 0077 goto RestoreIntStatus 0078 ; 0079 if _PARITY_ENABLE 0080 _SendParity: 0081 decf ExtraBitCount,1 ;subtract parity from count 0082 btfss _parityBit 0083 bcf TX 0084 btfsc _parityBit 0085 bsf TX 0086 goto RestoreIntStatus 0087 endif 0088 0089 DoneTxmt 005C 1786 0090 bsf TX ;STOP Bit is High 005D 128B 0091 bcf _rtie ;disable further interrupts 005E 100F 0092 bcf _txmtProgress ;indicates end of xmission 005F 282D 0093 goto RestoreIntStatus 0094 ; 0095 ;**************************************************************************************************** 0096 ; Internal Subroutine 0097 ; entered from Interrupt Service Routine when Start Bit Is detected. 0098 ; 0099 ; Program Memory : 9 locations 0100 ; Cycles : 10 0101 ; 0102 ;**************************************************************************************************** 0103 _TxmtStartBit: 0060 1283 0104 bcf _rp0 0061 0181 0105 clrf _TMR0

1997 M


DS

00555C-page 31

AN

555

***

***

0062 0064 0106 clrwdt 0063 1683 0107 bsf _rp0 0064 3007 0108 movlw 07h 0065 0081 0109 movwf _option 0066 1283 0110 bcf _rp0 0067 0181 0111 clrf _TMR0 0068 1683 0112 bsf _rp0 0069 300F 0113 movlw 0Fh 006A 0081 0114 movwf _option 006B 0064 0115 clrwdt 006C 3001 0116 movlw (_OPTION_INIT | TMR0Prescale) 006D 0081 0117 movwf _option ; Set Option Reg Located In Bank1 006E 1283 0118 bcf _rp0 ; make sure to select Bank0 006F 1386 0119 bcf TX ; Send Start Bit 0070 3030 0120 movlw -TMR0PreLoad ; Prepare for Timing Interrupt 0071 0081 0121 movwf _TMR0 0072 110B 0122 bcf _rtif 0073 0008 0123 return 0124 0125 ;**************************************************************************************************** 0126 ; Generate Parity for the Value in W register 0127 ; 0128 ; The parity bit is set in _parityBit (SerialStatus,7) 0129 ; Common Routine For Both Transmission & Reception 0130 ; 0131 ; Program Memory : 16 locations 0132 ; Cycles : 72 0133 ; 0134 ;**************************************************************************************************** 0135 if _PARITY_ENABLE 0136 0137 GenParity: 0138 movwf temp2 ;save data 0139 movf BitCount,w ;save bitcount 0140 movwf temp1 0141 Parityloop 0142 rrf temp2 0143 btfss _carry ;put data in carry bit 0144 goto NotOne 0145 xorlw 00h ;parity calculated by XORing all data bits 0146 goto OneDone 0147 NotOne 0148 xorlw 01h 0149 OneDone 0150 decfsz temp1 0151 goto Parityloop ;decrement count 0152 movwf temp1

AN

555

DS

00555C-page 32

1997 M


***

ete

0153 ; Parity bit is in Bit 0 of temp1 0154 ; 0155 if _ODD_PARITY 0156 bsf _parityBit 0157 btfsc temp1,0 0158 bcf _parityBit 0159 else 0160 bcf _parityBit 0161 btfsc temp1,0 0162 bsf _parityBit 0163 endif 0164 0165 return 0166 endif 0167 ;**************************************************************************************************** 0287 0288 include “rcvr.asm” ; The Receiver Routines are in File “rcvr.asm” 0001 ;*************************************************************************************** 0002 ; GetChar Function 0003 ; Receives a Byte Of Data 0004 ; When reception is complete, _rcvOver Bit is cleared 0005 ; The received data is in RxReg 0006 ; 0007 ; Program Memory : 15 locations (17 locations if PARITY is used) 0008 ; Cycles : 16 (18 if PARITY is USED) 0009 ; 0010 ;*************************************************************************************** 0011 GetChar: 0074 1283 0012 bcf _rp0 0075 158F 0013 bsf _rcvOver ; Enable Reception, this bit gets reset on Byte Rcv Compl 0014 LOAD_BITCOUNT 0076 3009 M movlw _DataBits+1 0077 0090 M movwf BitCount 0078 3001 M movlw 1 0079 0091 M movwf ExtraBitCount M if _PARITY_ENABLE M movlw 2 M movwf ExtraBitCount M endif 007A 018D 0015 clrf RxReg 007B 128F 0016 bcf _FrameErr 007C 120F 0017 bcf _ParityErr ; Init Parity & Framing Errors 007D 0181 0018 clrf _TMR0 007E 0064 0019 clrwdt 007F 1683 0020 bsf _rp0 0080 3007 0021 movlw 07h 0081 0081 0022 movwf _option

1997 M


DS

00555C-page 33

AN

555

NT La

0082 1283 0023 bcf _rp0 0083 0181 0024 clrf _TMR0 0084 1683 0025 bsf _rp0 0085 300F 0026 movlw 0Fh 0086 0081 0027 movwf _option 0087 0064 0028 clrwdt 0088 3038 0029 movlw _OPTION_SBIT ; Inc On Ext Clk Falling Edge 0089 0081 0030 movwf _option ; Set Option Reg Located In Bank1 008A 1283 0031 bcf _rp0 ; make sure to select Bank0 008B 30FF 0032 movlw 0xFF 008C 0081 0033 movwf _TMR0 ; A Start Bit will roll over TMR0 & Gen INT 008D 110B 0034 bcf _rtif 008E 168B 0035 bsf _rtie ; Enable TMR0 Interrupt 008F 0009 0036 retfie ; Enable Global Interrupt 0037 ; 0038 ;***************************************************************************************** 0039 ; Internal Subroutine 0040 ; entered from Interrupt Service Routine when Start Bit Is detected. 0041 ; 0042 ; Program Memory : 14 locations 0043 ; Cycles : 12 (worst case) 0044 ; 0045 ;***************************************************************************************** 0046 _SBitDetected: 0090 1283 0047 bcf _rp0 0091 1A05 0048 btfsc RX_Pin ; Make sure Start Bit Interrupt is not a Glitch 0092 28A5 0049 goto _FalseStartBit ; False Start Bit 0093 150F 0050 bsf _rcvProgress 0094 0181 0051 clrf _TMR0 0095 0064 0052 clrwdt 0096 1683 0053 bsf _rp0 0097 3007 0054 movlw 07h 0098 0081 0055 movwf _option 0099 1283 0056 bcf _rp0 009A 0181 0057 clrf _TMR0 009B 1683 0058 bsf _rp0 009C 300F 0059 movlw 0Fh 009D 0081 0060 movwf _option 009E 0064 0061 clrwdt 009F 3002 0062 movlw (_BIT1_INIT | SBitPrescale) ; Switch Back to INT Clock 00A0 0081 0063 movwf _option ; Set Option Reg Located In Bank1 00A1 1283 0064 bcf _rp0 ; make sure to select Bank0 0065 LOAD_TMR0 1,(SBitTMR0Load), SBitPrescale M if(UsePrescale == 0 && 1 == 0) M movlw -(SBitTMR0Load) + _Cycle_Offset1 M else 00A2 3081 M movlw -(SBitTMR0Load) + (_Cycle_Offset1 >> (SBitPrescale+1)) ; Re Load TMR0 init value + I

AN

555

DS

00555C-page 34

1997 M


La

M endif 00A3 0081 M movwf _TMR0 ; Note that Prescaler is cleared when TMR0 is written 00A4 282D 0066 goto RestoreIntStatus 0067 ; 0068 _FalseStartBit: 00A5 30FF 0069 movlw 0xFF 00A6 0081 0070 movwf _TMR0 ; reload TMR0 with 0xFF for start bit detection 00A7 282D 0071 goto RestoreIntStatus 0072 ; 0073 ;***************************************************************************************** 0074 ; Internal Subroutine 0075 ; entered from Interrupt Service Routine when Start Bit Is detected. 0076 ; 0077 ; Program Memory : 28 locations ( 43 locations with PARITY enabled) 0078 ; Cycles : 24 Worst Case 0079 ; 0080 ;***************************************************************************************** 0081 _RcvNextBit: 00A8 0064 0082 clrwdt 00A9 1683 0083 bsf _rp0 00AA 3007 0084 movlw 07h 00AB 0081 0085 movwf _option 00AC 1283 0086 bcf _rp0 00AD 0181 0087 clrf _TMR0 00AE 0064 0088 clrwdt 00AF 1683 0089 bsf _rp0 00B0 3007 0090 movlw 07h 00B1 0081 0091 movwf _option 00B2 1283 0092 bcf _rp0 00B3 0181 0093 clrf _TMR0 00B4 1683 0094 bsf _rp0 00B5 300F 0095 movlw 0Fh 00B6 0081 0096 movwf _option 00B7 0064 0097 clrwdt 00B8 3001 0098 movlw (_OPTION_INIT | TMR0Prescale) ; Switch Back to INT Clock 00B9 0081 0099 movwf _option ; Set Option Reg Located In Bank1 0100 ; 00BA 1283 0101 bcf _rp0 00BB 0805 0102 movf _porta,w ; read RX pin immediately into W register 00BC 008E 0103 movwf RxTemp 0104 LOAD_TMR0 0,TMR0PreLoad, TMR0Prescale ; Macro to reload TMR0 M if(UsePrescale == 0 && 0 == 0) M movlw -TMR0PreLoad + _Cycle_Offset1 M else 00BD 3036 M movlw -TMR0PreLoad + (_Cycle_Offset1 >> (TMR0Prescale+1)) ; Re Load TMR0 init value + INT M endif 00BE 0081 M movwf _TMR0 ; Note that Prescaler is cleared when TMR0 is written

1997 M


DS

00555C-page 35

AN

555

00BF 0805 0105 movf _porta,w 00C0 060E 0106 xorwf RxTemp,w 00C1 3910 0107 andlw RX_MASK ; mask for only RX PIN (RA4) 00C2 1903 0108 btfsc _z 00C3 28C6 0109 goto _PinSampled ; both samples are same state 0110 _SampleAgain: 00C4 0805 0111 movf _porta,w 00C5 008E 0112 movwf RxTemp ; 2 out of 3 majority sampling done 0113 _PinSampled: 00C6 0890 0114 movf BitCount,1 00C7 1903 0115 btfsc _z 00C8 28CB 0116 goto _RcvP_Or_S 0117 ; 00C9 0B90 0118 decfsz BitCount 00CA 28D1 0119 goto _NextRcvBit 0120 ; 0121 _RcvP_Or_S: 0122 if _PARITY_ENABLE 0123 decfsz ExtraBitCount 0124 goto _RcvParity 0125 endif 0126 ; 0127 _RcvStopBit: 00CB 1E0E 0128 btfss RX 00CC 168F 0129 bsf _FrameErr ; may be framing Error or Glitch 00CD 128B 0130 bcf _rtie ; disable further interrupts 00CE 110F 0131 bcf _rcvProgress 00CF 118F 0132 bcf _rcvOver ; Byte Received, Can RCV/TXMT an other Byte 0133 if _PARITY_ENABLE 0134 movf RxReg,w 0135 call GenParity ; Generate Parity, for Parity check 0136 movlw 0 0137 btfsc _parityBit 0138 movlw 0x10 ; to mask off Received Parity Bit in _ParityErr 0139 xorwf SerialStatus ; _ParityErr bit is set accordingly 0140 endif 0141 if _DataBits == 7 0142 rrf RxReg,1 0143 bcf RxReg,7 0144 endif 00D0 282D 0145 goto RestoreIntStatus 0146 ; 0147 _NextRcvBit: 00D1 1003 0148 bcf _carry 00D2 1A0E 0149 btfsc RX ; prepare bit for shift 00D3 1403 0150 bsf _carry 00D4 0C8D 0151 rrf RxReg ; shift in received data

AN

555

DS

00555C-page 36

1997 M


***

00D5 282D 0152 goto RestoreIntStatus 0153 ; 0154 if _PARITY_ENABLE 0155 _RcvParity: 0156 bcf _ParityErr ; Temporarily store PARITY Bit in _ParityErr 0157 btfsc RX ; Sample again to avoid any glitches 0158 bsf _ParityErr 0159 goto RestoreIntStatus 0160 endif 0161 ; 0162 ;***************************************************************************************** 0288 0289 0290 ;**************************************************************************************************** 0291 0292 END 0293 0294 0295 0296

MEMORY USAGE MAP (‘X’ = Used, ‘-’ = Unused)

0000 : X—XXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX0040 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX

0080 : XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXX00C0 : XXXXXXXXXXXXXXXX XXXXXX————— ———————— ————————

All other memory blocks unused.

Errors : 0Warnings : 0


Information contained in this publication regarding deviceapplications and the like is intended through suggestion onlyand may be superseded by updates. It is your responsibility toensure that your application meets with your specifications.No representation or warranty is given and no liability isassumed by Microchip Technology Incorporated with respectto the accuracy or use of such information, or infringement ofpatents or other intellectual property rights arising from suchuse or otherwise. Use of Microchip’s products as critical com-ponents in life support systems is not authorized except withexpress written approval by Microchip. No licenses are con-veyed, implicitly or otherwise, under any intellectual propertyrights.

Trademarks

The Microchip name and logo, the Microchip logo, FilterLab,KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER,PICSTART, PRO MATE, SEEVAL and The Embedded ControlSolutions Company are registered trademarks of Microchip Tech-nology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,In-Circuit Serial Programming, ICSP, ICEPIC, microPort,Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM,MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Modeand Total Endurance are trademarks of Microchip TechnologyIncorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service markof Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of theirrespective companies.

© 2002, Microchip Technology Incorporated, Printed in theU.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company’s quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001 certified.

Note the following details of the code protection feature on PICmicro® MCUs.

• The PICmicro family meets the specifications contained in the Microchip Data Sheet.• Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today,

when used in the intended manner and under normal conditions.• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowl-

edge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not

mean that we are guaranteeing the product as “unbreakable”.• Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of

our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.


MAMERICASCorporate Office2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7200 Fax: 480-792-7277Technical Support: 480-792-7627Web Address: http://www.microchip.comRocky Mountain2355 West Chandler Blvd.Chandler, AZ 85224-6199Tel: 480-792-7966 Fax: 480-792-7456

Atlanta500 Sugar Mill Road, Suite 200BAtlanta, GA 30350Tel: 770-640-0034 Fax: 770-640-0307Boston2 Lan Drive, Suite 120Westford, MA 01886Tel: 978-692-3848 Fax: 978-692-3821Chicago333 Pierce Road, Suite 180Itasca, IL 60143Tel: 630-285-0071 Fax: 630-285-0075Dallas4570 Westgrove Drive, Suite 160Addison, TX 75001Tel: 972-818-7423 Fax: 972-818-2924DetroitTri-Atria Office Building 32255 Northwestern Highway, Suite 190Farmington Hills, MI 48334Tel: 248-538-2250 Fax: 248-538-2260Kokomo2767 S. Albright Road Kokomo, Indiana 46902Tel: 765-864-8360 Fax: 765-864-8387Los Angeles18201 Von Karman, Suite 1090Irvine, CA 92612Tel: 949-263-1888 Fax: 949-263-1338New York150 Motor Parkway, Suite 202Hauppauge, NY 11788Tel: 631-273-5305 Fax: 631-273-5335San JoseMicrochip Technology Inc.2107 North First Street, Suite 590San Jose, CA 95131Tel: 408-436-7950 Fax: 408-436-7955Toronto6285 Northam Drive, Suite 108Mississauga, Ontario L4V 1X5, CanadaTel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFICAustraliaMicrochip Technology Australia Pty LtdSuite 22, 41 Rawson StreetEpping 2121, NSWAustraliaTel: 61-2-9868-6733 Fax: 61-2-9868-6755China - BeijingMicrochip Technology Consulting (Shanghai)Co., Ltd., Beijing Liaison OfficeUnit 915Bei Hai Wan Tai Bldg.No. 6 Chaoyangmen Beidajie Beijing, 100027, No. ChinaTel: 86-10-85282100 Fax: 86-10-85282104China - ChengduMicrochip Technology Consulting (Shanghai)Co., Ltd., Chengdu Liaison OfficeRm. 2401, 24th Floor, Ming Xing Financial TowerNo. 88 TIDU StreetChengdu 610016, ChinaTel: 86-28-6766200 Fax: 86-28-6766599China - FuzhouMicrochip Technology Consulting (Shanghai)Co., Ltd., Fuzhou Liaison OfficeUnit 28F, World Trade PlazaNo. 71 Wusi RoadFuzhou 350001, ChinaTel: 86-591-7503506 Fax: 86-591-7503521China - ShanghaiMicrochip Technology Consulting (Shanghai)Co., Ltd.Room 701, Bldg. BFar East International PlazaNo. 317 Xian Xia RoadShanghai, 200051Tel: 86-21-6275-5700 Fax: 86-21-6275-5060China - ShenzhenMicrochip Technology Consulting (Shanghai)Co., Ltd., Shenzhen Liaison OfficeRm. 1315, 13/F, Shenzhen Kerry Centre,Renminnan LuShenzhen 518001, ChinaTel: 86-755-2350361 Fax: 86-755-2366086Hong KongMicrochip Technology Hongkong Ltd.Unit 901-6, Tower 2, Metroplaza223 Hing Fong RoadKwai Fong, N.T., Hong KongTel: 852-2401-1200 Fax: 852-2401-3431IndiaMicrochip Technology Inc.India Liaison OfficeDivyasree Chambers1 Floor, Wing A (A3/A4)No. 11, O’Shaugnessey RoadBangalore, 560 025, IndiaTel: 91-80-2290061 Fax: 91-80-2290062

JapanMicrochip Technology Japan K.K.Benex S-1 6F3-18-20, ShinyokohamaKohoku-Ku, Yokohama-shiKanagawa, 222-0033, JapanTel: 81-45-471- 6166 Fax: 81-45-471-6122KoreaMicrochip Technology Korea168-1, Youngbo Bldg. 3 FloorSamsung-Dong, Kangnam-KuSeoul, Korea 135-882Tel: 82-2-554-7200 Fax: 82-2-558-5934SingaporeMicrochip Technology Singapore Pte Ltd.200 Middle Road#07-02 Prime CentreSingapore, 188980Tel: 65-334-8870 Fax: 65-334-8850TaiwanMicrochip Technology Taiwan11F-3, No. 207Tung Hua North RoadTaipei, 105, TaiwanTel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPEDenmarkMicrochip Technology Nordic ApSRegus Business CentreLautrup hoj 1-3Ballerup DK-2750 DenmarkTel: 45 4420 9895 Fax: 45 4420 9910FranceMicrochip Technology SARLParc d’Activite du Moulin de Massy43 Rue du Saule TrapuBatiment A - ler Etage91300 Massy, FranceTel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79GermanyMicrochip Technology GmbHGustav-Heinemann Ring 125D-81739 Munich, GermanyTel: 49-89-627-144 0 Fax: 49-89-627-144-44ItalyMicrochip Technology SRLCentro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 120041 Agrate BrianzaMilan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883United KingdomArizona Microchip Technology Ltd.505 Eskdale RoadWinnersh TriangleWokingham Berkshire, England RG41 5TUTel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02

WORLDWIDE SALES AND SERVICE

software implementation of asynchronous serial i/o

Documents