si design guideforddr2-ddr3pcb_eng2
TRANSCRIPT
![Page 1: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/1.jpg)
SI Design Guide for
DDR2/3 PCB
46
![Page 2: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/2.jpg)
47
![Page 3: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/3.jpg)
SI Design Guide for
DDR2/3 PCB
48
![Page 4: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/4.jpg)
49
![Page 5: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/5.jpg)
SI Design Guide for
DDR2/3 PCB
50
![Page 6: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/6.jpg)
51
![Page 7: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/7.jpg)
SI Design Guide for
DDR2/3 PCB
52
![Page 8: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/8.jpg)
53
![Page 9: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/9.jpg)
SI Design Guide for
DDR2/3 PCB
Output Buffer
= Diff. SSTL Class1 8mA (Altera FPGA)
(Output Impedance = 25.7 Ohm)
54
![Page 10: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/10.jpg)
VIH=+250mV
VIL=-250mV
55
![Page 11: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/11.jpg)
SI Design Guide for
DDR2/3 PCB
473mV
VIH=+250mV
VIL=-250mV
56
![Page 12: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/12.jpg)
OUT
PULLUP
PULLDOWN
logic_in
enable
inv_outV2
0
1
2
W=0.12mmP=45mmSP=0.1mm
IN
POWER
GND
OUT
inv_in
IN
POWER
GND
OUT
inv_in
0
0
V+-
Name=required
1
2
W=0.12mmP=5mmSP=0.1mm
1
2
W=0.12mmP=5mmSP=0.1mm
1
2
W=0.12mmP=10mmSP=0.1mm
1
2
W=0.12mmP=10mmSP=0.1mm
100
R26
V+-
Name=required1
VIH=+250mV
VIL=-250mV
57
![Page 13: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/13.jpg)
SI Design Guide for
DDR2/3 PCB
58
![Page 14: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/14.jpg)
59
![Page 15: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/15.jpg)
SI Design Guide for
DDR2/3 PCB
VIH=1.15V
60
![Page 16: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/16.jpg)
61
![Page 17: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/17.jpg)
SI Design Guide for
DDR2/3 PCB
40dB 34dB
498MHz(3rd Harmonic)
62
![Page 18: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/18.jpg)
63
![Page 19: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/19.jpg)
SI Design Guide for
DDR2/3 PCB
Memory Controller
I/O I/O
DDR2 Memory
64
![Page 20: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/20.jpg)
65
![Page 21: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/21.jpg)
SI Design Guide for
DDR2/3 PCB
ODT_Disable
ODT_150Ohmn
ODT_75Ohm
ODT_50Ohm
66
![Page 22: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/22.jpg)
67
![Page 23: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/23.jpg)
SI Design Guide for
DDR2/3 PCB
TL2 TL1
68
![Page 24: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/24.jpg)
69
![Page 25: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/25.jpg)
SI Design Guide for
DDR2/3 PCB
3. DDR2 SI Simulation Guide
70
![Page 26: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/26.jpg)
71
![Page 27: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/27.jpg)
SI Design Guide for
DDR2/3 PCB
Memory Controller
(BGA type)
DDR2 Memory
DQ / DM / DQS / Clock
Address / CMD / Ctrl
trace
72
![Page 28: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/28.jpg)
73
![Page 29: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/29.jpg)
SI Design Guide for
DDR2/3 PCB
74
![Page 30: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/30.jpg)
75
![Page 31: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/31.jpg)
SI Design Guide for
DDR2/3 PCB
76
![Page 32: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/32.jpg)
77
![Page 33: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/33.jpg)
SI Design Guide for
DDR2/3 PCB
78
![Page 34: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/34.jpg)
79
![Page 35: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/35.jpg)
SI Design Guide for
DDR2/3 PCB
80
![Page 36: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/36.jpg)
81
![Page 37: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/37.jpg)
SI Design Guide for
DDR2/3 PCB
82
![Page 38: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/38.jpg)
83
![Page 39: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/39.jpg)
SI Design Guide for
DDR2/3 PCB
84
![Page 40: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/40.jpg)
85
![Page 41: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/41.jpg)
SI Design Guide for
DDR2/3 PCB
86
![Page 42: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/42.jpg)
87
![Page 43: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/43.jpg)
SI Design Guide for
DDR2/3 PCB
88
![Page 44: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/44.jpg)
4. Automatic Verification
89
![Page 45: Si design guideforddr2-ddr3pcb_eng2](https://reader034.vdocuments.us/reader034/viewer/2022052507/5590450d1a28ab2f4a8b47aa/html5/thumbnails/45.jpg)
SI Design Guide for
DDR2/3 PCB
90