scalable reset domain crossing verification using ......scalable reset domain crossing verification...
TRANSCRIPT
![Page 1: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/1.jpg)
Scalable Reset Domain Crossing Verification Using Hierarchical Data Model
1
Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor Graphics, A Siemens Business
![Page 2: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/2.jpg)
Introduction : What is RDC• Data crossing from one async reset domain to another• Transmitting(Tx) flop async-reset assertion close to clock edge can cause
metastability on receiving(Rx) flop
2
‘rst1’ asserted very close to ‘clk’ posedge
‘R2’ flop output goes metastable due to setup/hold time violation
![Page 3: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/3.jpg)
Techniques to Address RDC issues• Reset Sequencing
– Async-reset on Rx flop always asserts before async-reset on Tx flop– Rx flop already in reset state, so any change on Rx D-pin will not cause metastability
3
‘R2’ flop output is already 0, when Tx reset asserts
![Page 4: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/4.jpg)
Techniques to Address RDC issues• Isolation Techniques
– Clockgate isolation• Turn off clock of Rx flop before Tx reset asserts• If clock is off, then any change on Rx D-pin will not cause metastability
– Data Isolation• Block Tx to Rx data transmission through isolation signal before Tx reset asserts
4
Isolation signal is 0, turning clock of ‘R2’ to constant 0 when ‘rst1’ asserts
![Page 5: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/5.jpg)
Need for Hierarchical RDC Verification
• SoC comprises of diverse IP blocks that are developed and verified independently
• During RDC verification of SoC, re-verification of IPs leads to redundancy and increases verification effort
• Desirable use-model is to verify integration of IPs in SoC without re-analysis of IP internals
5
![Page 6: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/6.jpg)
Requirements
• Reset Logic integrity • Accurate RDC verification• Reset ordering • Reset synchronizer
6
![Page 7: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/7.jpg)
Requirements
• Reset logic detection across IPs
• Identify RDC issues across IP interfaces
7
`
Block IP1
rst1
R1 R2
rst1 rst3
Block IP1 Block IP2 clk1
rst1rst2
Block IP1
![Page 8: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/8.jpg)
Hierarchical RDC Analysis• What is the Hybrid Data Model (HDM)?
– Binary data model– Stores IP information– Guarantees RDC verification accuracy– Extendable to provide additional functionalities– Directives-based modification allowed
8
SoC IP
I am handing over IP HDM. I have also
embedded integration rules in it. You will see RDC
or assumption violation in case of
incorrect integration.
![Page 9: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/9.jpg)
Use Model• Run block-level analysis
– Specify block constraints– Run RDC analysis and generate HDMs– Review and debug block-level results
• Run top-level analysis with block-level HDMs– Review and debug top-level results
resetcheck load hierdb hrdc_block.hierdbresetcheck load hierdb hrdc_block2.hierdbresetcheck run top.v –d top
do block_ctrl.tclrdc run block.v –d block -hrdc
hrdc_block.hierdb(HDM)
hrdc.rpt : Displays information extracted at each port in user readable formathrdc_block.tcl : Directives for each port
Block LevelRDC
Top Top-level RDC
Results
Block LevelRDC
Block LevelRDC
Block LevelRDC
Block LevelRDC
Block-level setups
![Page 10: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/10.jpg)
Reset Logic Integrity• Hierarchical methodology correctly detects reset logic distributed across IP
10
![Page 11: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/11.jpg)
Accurate RDC verification• RDC crossing is accurately detected across IP interface
• Provides accurate debug capabilities and shows complete path across IP interface
11
![Page 12: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/12.jpg)
Reset ordering• Seamless integration of reset ordering information
12
![Page 13: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/13.jpg)
Reset Synchronizer• Correctly detects synchronizers in reset path across IP interface
13
![Page 14: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/14.jpg)
Case Study Details
14
Flat RDCVerification Methodology
HDM-basedRDC Verification Methodology
Gain
Runtime 30min 10min 33%Peak Memory 7 GB 2 GB 71%RDC Violations 225753 31065 85%
Flat RDCVerification Methodology
HDM-basedRDC Verification Methodology
Gain
Runtime 97min 60min ~38%Peak Memory 37 GB 28 GB ~24%RDC Violations 4813096 4247822 ~12%
![Page 15: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/15.jpg)
Summary
• Proposed methodology leads to accurate RDC verification with complete debug capabilities
• Ensures performance benefits
• Creates RDC IP models that can be shipped and reused across generations and SoCs
15
![Page 16: Scalable Reset Domain Crossing Verification Using ......Scalable Reset Domain Crossing Verification Using Hierarchical Data Model 1 Soumya Palit, Anwesha Choudhury, Kurt Takara - Mentor](https://reader036.vdocuments.us/reader036/viewer/2022071417/611552899b9d59149c5dd42a/html5/thumbnails/16.jpg)
Q&A
16