sampling chip in 130nm cmos

1
Sampling chip in 130nm CMOS Prototype: 2-channel 256 cells (6.4ns) 40 GHz with 2x interleaved DLL Phase detector Self-trigger Full chip: 32-channel 256 x 256 cells (6.4ns window at each BCO @ LHC)

Upload: umika

Post on 05-Jan-2016

24 views

Category:

Documents


0 download

DESCRIPTION

Sampling chip in 130nm CMOS. Prototype: 2-channel 256 cells (6.4ns) 40 GHz with 2x interleaved DLL Phase detector Self-trigger. Full chip: 32-channel 256 x 256 cells (6.4ns window at each BCO @ LHC). - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: Sampling chip in 130nm CMOS

Sampling chip in 130nm CMOS

Prototype:

2-channel 256 cells (6.4ns) 40 GHz with 2x interleaved DLLPhase detectorSelf-trigger

Full chip:

32-channel 256 x 256 cells (6.4ns window at each BCO @ LHC)