rtd measurement step-by-step design procedure october 2014 joachim wurker systems & applications...
TRANSCRIPT
![Page 1: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/1.jpg)
RTD MeasurementStep-by-step Design Procedure
October 2014
Joachim Wurker
Systems & Applications Manager
Precision Delta-Sigma ADCs
![Page 2: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/2.jpg)
RTDResistance Temperature Detector
• Principle of Operation:
Predictable resistance change• Mostly made of Platinum
– linear resistance-temperature relationship– chemical inertness
• Pt100 most common device used in industry– Nominal Resistance R = 100Ω @ 0°C– Sensitivity = 0.385Ω/°C (typ.)
• Slowly replacing thermocouples in many industrial applications below 600°C
due to higher accuracy, stability and repeatability• 2-, 3-, 4-wire types
High accuracy: < ±1°C
Best stability over time
Temperature range: -200°C to +850°C
Good linearity
Advantages
Expensive
Excitation required
Self-heating
Lead resistance
Low sensitivity
Disadvantages
RTDR
![Page 3: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/3.jpg)
What is an RTD made of?• Platinum (Pt)
• Nickel (Ni)
• Copper (Cu)
MetalResistivity (Ohm/CMF)
Gold (Au) 13
Silver (Ag) 8.8
Copper (Cu) 9.26
Platinum (Pt) 59
Tungsten (W) 30
Nickel (Ni) 36
• Have relatively linear change in resistance over temp• Have high resistivity allowing for smaller dimensions• Either Wire-Wound or Thin-Film
(*)Images from RDF Corp
![Page 4: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/4.jpg)
Why use an RTD?
![Page 5: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/5.jpg)
RTD Resistance vs. TemperatureCallendar-Van Dusen Equations
IEC60751 Constants:
R0 = 100ΩA = 3.9083 ∙10-3
B = -5.775 ∙10-7
C = -4.183 ∙10-12
)]100T(TCTBTA1[R)T(R:0T
]TBTA1[R)T(R:0T32
0RTD
20RTD
200 95 10 115 220 325 430 535 640 745 8500
45
90
135
180
225
270
315
360
405
450
RTD Resistance vs. Temperature
Temperature (C)
Res
ista
nce
(Ohm
s)
RTD Temp( )
RTDlinear (Temp)
TRIdeal 0
Pt100: α = 0.385 @ 0°CR0 = 100Ω @ 0°C
![Page 6: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/6.jpg)
Different RTD Types – why do they exist? (I)
• 2-Wire RTD– 2-Wire measurements are simplest to implement– Good for close proximity to RTD (RL is small)
– RTD lead resistance is included in the result– Tradeoff:
• Accuracy: Error = 2∙RL∙IEXC
• Cost = Cheapest!
• 3-Wire RTD– Allows for RL cancellation and remote RTD
placement– Tradeoff:
• Accuracy = Better• Cost = More expensive
RTDR
LR
LRRed
White
RTDR
LR
LR
LR
Red
Red
White
![Page 7: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/7.jpg)
Different RTD Types – why do they exist? (II)
• 4-Wire RTD– Kelvin Connection:
Isolates the excitation path from the sensing path• 2 wires carry the excitation current, • 2 wires connect to high-impedance
measurement circuitry – Useful when RL matching becomes difficult to
implement– Tradeoff:
• Accuracy = Most accurate• Cost = Most expensive
RTDR
LR
LR
LR
LR
Red2
Red1
White2
White1
![Page 8: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/8.jpg)
RTD EXCITATION METHODS
Voltage, Non-ratiometric
Voltage, Ratiometric
Current, Ratiometric
![Page 9: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/9.jpg)
RTD Excitation Methods (I)Voltage, Non-ratiometric
AIN0
AIN1
AIN3
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
AVDD
AVSS
Internal Reference
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
![Page 10: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/10.jpg)
RTD Excitation Methods (I)Voltage, Non-ratiometric• Step 1: Measure V3 to determine excitation current (IEXC = V3/RREF)
• Step 2: Measure V2 to determine lead resistance
• Step 3: Measure V1 to determine RTD resistance
AIN0
AIN1
AIN3
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
AVDD
AVSS
Internal Reference
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V3
+
– V2
![Page 11: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/11.jpg)
RTD Excitation Methods (I)Voltage, Non-ratiometric• Step 1: Measure V3 to determine excitation current (IEXC = V3/RREF)
• Step 2: Measure V2 to determine lead resistance (RLead = V2/IEXC)
• Step 3: Measure V1 to determine RTD resistance
AIN0
AIN1
AIN3
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
AVDD
AVSS
Internal Reference
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V3
+
– V2
![Page 12: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/12.jpg)
RTD Excitation Methods (I)Voltage, Non-ratiometric• Step 1: Measure V3 to determine excitation current (IEXC = V3/RREF)
• Step 2: Measure V2 to determine lead resistance (RLead = V2/IEXC)
• Step 3: Measure V1 to determine RTD resistance (RRTD = V1/IEXC - RLead)
AIN0
AIN1
AIN3
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
AVDD
AVSS
Internal Reference
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V3
+
– V2
![Page 13: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/13.jpg)
RTD Excitation Methods (II)Voltage, Ratiometric
AIN0
AIN1
REFP0
REFN0
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
![Page 14: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/14.jpg)
RTD Excitation Methods (II)Voltage, Ratiometric• Step 1: Measure V2 to determine lead resistance
• Step 2: Measure V1 to determine RTD resistance
AIN0
AIN1
REFP0
REFN0
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V2
![Page 15: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/15.jpg)
RTD Excitation Methods (II)Voltage, Ratiometric• Step 1: Measure V2 to determine lead resistance
• Step 2: Measure V1 to determine RTD resistance
AIN0
AIN1
REFP0
REFN0
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V2
![Page 16: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/16.jpg)
RTD Excitation Methods (II)Voltage, Ratiometric• Step 1: Measure V2 to determine lead resistance
• Step 2: Measure V1 to determine RTD resistance
• Code ~ RRTD/RREF
AIN0
AIN1
REFP0
REFN0
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
PGA24-bit
ΔΣ ADC
Mux
RREF
VREF
RBIAS
AIN2
IEXC
+
– V1
+
– V2
REF
RTD
REF
RTD
REF
RTDn
R2
GainR
RI2
GainRI
=V2
GainV
2
Code
![Page 17: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/17.jpg)
RTD Excitation Methods (III)Current, Ratiometric
![Page 18: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/18.jpg)
RTD Excitation Methods (III)Current, Ratiometric• Step 1: Measure V1 to determine RTD resistance
• Code ~ RRTD/RREF
![Page 19: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/19.jpg)
RTD Excitation Methods (III)Current, Ratiometric• Step 1: Measure V1 to determine RTD resistance
• Code ~ RRTD/RREF
REF
RTD
REF
RTD
REF
RTDn R4
GainR
)RI2(2
GainRI
V2
GainV
2
Code
![Page 20: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/20.jpg)
RTD Excitation Methods (III)Current, Ratiometric• Step 1: Measure V1 to determine RTD resistance
• Code ~ RRTD/RREF
RLEAD Cancellation:LEAD3LEAD2LEAD1LEAD
2IDAC1IDAC
RRRR
III
)RR(I2RI V REFLEADLEAD-IN
REFLEAD-IN RI2RI3V
RTDREFLEADIN RIRI2RI3V
)R(RI2)R(RI V REFLEADRTDLEADIN
RTDRTD-ININ 1 VRI V- VV
![Page 21: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/21.jpg)
ADS1247 EXAMPLE
3-wire RTD Measurement
Step-by-Step Design Procedure
TIPD120
![Page 22: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/22.jpg)
Step-by-Step Example with ADS1247
• System Requirements:– RTD Type: 3-Wire Pt100– Temperature Range: -200°C to 850°C – Supply Voltage: AVDD = 3.3V– 50/60Hz Rejection
• Design Considerations:– Data Rate– IDAC magnitude– RREF
– Gain– Low-pass Filters
![Page 23: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/23.jpg)
Selecting Data Rate
• At Data Rate = 20SPS or less, the ADS1247 offers simultaneous 50/60Hz rejection
![Page 24: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/24.jpg)
Selecting IDAC Value
• Larger values produce larger signals – better resolution! (good, right?)
• Causes for concern with large IDAC values:1. Self-heating of RTD
2. IDAC compliance voltage
• Start with 250μA – 1mA
1 105 1 10
4 1 103 0.01
1 107
1 106
1 105
1 104
1 103
0.01
0.1
1
10
Self-Heating Error of an RTD vs. Excitation Current
Excitation Current (A)
Tem
pera
ture
(C)
Error65mW I( )
Error2.5mW I( )
I
![Page 25: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/25.jpg)
Selecting RREF
• Select RREF such that VREF is ~40% to 50% of AVDD:
• RREF should be chosen with tight tolerance and low temperature drift– DC errors in RREF directly affect the uncalibrated measurement gain error
– Typical drift for RREF = 5 – 20ppm/°C
• Calculation:
2
AVDD VREF
IDAC
REFREF I2
VR
.65V1=2
3.3VVREF
820
mA12
V65.1 RREF
mA1I,V3.3AVDD IDAC
![Page 26: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/26.jpg)
Selecting Gain
• The largest gain will yield the best resolution per °C
• Choose gain such that ADC input signal is still less than VREF at the max temperature
• Calculation:
2.4V39048.0
V64.1
V
VGain
C850@RTD
REF
V39048.0mA148.390V
48.390R
C850@RTD
C850@RTD
![Page 27: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/27.jpg)
Input and Reference Filters (I)
![Page 28: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/28.jpg)
Input and Reference Filters (II)
• Used to filter high-frequency noise from aliasing into ADC passband• At 20 SPS, ADS1247 has -3 dB bandwidth of 14.8 Hz.
• f-3dB_Dif ≈ 10 x f-3dB_DR
• RTD input and reference filters should have matching cutoff frequencies– If noise appears on the RTD input, but not the reference, it will not be
cancelled in the ratiometric configuration– The RTD will change resistance over temperature;
use the mid-point of the temperature range to calculate input filter– App Note: http://www.ti.com/lit/pdf/sbaa201
![Page 29: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/29.jpg)
DESIGN CHECKS
IDAC Compliance
Input Common-Mode Voltage
![Page 30: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/30.jpg)
Check IDAC Compliance
V6.2V03.2mV48.390V64.1V
mV48.390mA148.390V
48.390R
V6.2VVV
V6.2V7.0AVDDComplianceVoltage
1IDAC
C850@RTD
C850@RTD
RTDREF1IDAC
![Page 31: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/31.jpg)
V6.2V03.3V1mV48.390V64.1V
V1mA1k1V
k1R
mV48.390mA148.390V
48.390R
V6.2VVV
V6.2V7.0AVDDComplianceVoltage
1IDAC
1RP
1P
C850@RTD
C850@RTD
RTDREF1IDAC
Check IDAC Compliance
![Page 32: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/32.jpg)
Check Input Common-Mode
V32.2V81mV82
4390.48mVV1.0V3.3V
2
4390.48mV.1V0
CM
CM
V84.12
mV48.390V64.1
2
VVV
V64.1VV
)MAX(RTDREF)MAX(CM
REF)MIN(CM
![Page 33: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/33.jpg)
ADS1247 - Things to be Aware of
Place bypass cap on VREFOUT pin.
Turn internal VREF ON, otherwise IDACs will not work.
Check IDAC compliance is met.
Check PGA common-mode voltage range is met.Single-ended measurements are NOT possible using a unipolar supply!
Start a measurement only after the input signal has settled.Especially important when MUX'ing channels.
Configure SPI interface for SPI Mode 1.
Convert twos-complement correctly.
Don't use absolute IDAC value to calculate RRTD.Otherwise measurement is not ratiometric anymore.
Gain
R4
2
CodeR REF
nRTD
![Page 34: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/34.jpg)
OPEN SENSOR DETECTION
![Page 35: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/35.jpg)
Open Sensor Detection, Lead 1
AIN0
AIN1
IDAC2
IDAC1
REFP0
REFN0
3.3 V
0.1 mF
CDIF1
CCM2
CCM1RF1
RF2RLEAD2
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
IDAC
PGA24-bit
ΔΣ ADCMux
RREF CDIF2
CCM4
CCM3RF3
RF4
RP1
RP2
IIDAC2
+FS Reading
VREF = ½ VREF_NOM
![Page 36: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/36.jpg)
Open Sensor Detection, Lead 2
AIN0
AIN1
IDAC2
IDAC1
REFP0
REFN0
3.3 V
0.1 mF
CDIF1
CCM2
CCM1RF1
RF2
RLEAD1
3-wire RTD
RLEAD3
Reference Mux
AVDD
AVSS
IDAC
PGA24-bit
ΔΣ ADCMux
IIDAC1
RREF CDIF2
CCM4
CCM3RF3
RF4
RP1
RP2
-FS Reading
VREF = ½ VREF_NOM
![Page 37: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/37.jpg)
Open Sensor Detection, Lead 3 (I)
AIN0
AIN1
IDAC2
IDAC1
REFP0
REFN0
3.3 V
0.1 mF
CDIF1
CCM2
CCM1RF1
RF2RLEAD2
RLEAD1
3-wire RTD
Reference Mux
AVDD
AVSS
IDAC
PGA24-bit
ΔΣ ADCMux
RREF CDIF2
CCM4
CCM3RF3
RF4
RP1
RP2
Ouput undertemined
VREF = 0V
![Page 38: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/38.jpg)
AIN0
AIN1
IDAC2
IDAC1
REFP0
REFN0
3.3 V
0.1 mF
CDIF1
CCM2
CCM1RF1
RF2RLEAD2
RLEAD1
3-wire RTD
Reference Mux
AVDD
AVSS
IDAC
PGA24-bit
ΔΣ ADCMux
RREF CDIF2
CCM4
CCM3RF3
RF4
RP1
RP2
Ouput undertemined
VREF = 0V
Open Sensor Detection, Lead 3 (II)
• Option1: Measure VREF
– Reconfigure MUX1 [2:0] to measure VREF
– Detect that VREF is below certain threshold.
• Option 2: REFP0 as GPIO– Diagnostic cycle – stop
conversions, set REFP0 as GPIO– If = high, reference is present– If = low, reference is absent **Make sure GPIO theshold is met
![Page 39: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/39.jpg)
IDAC CHOPPING
![Page 40: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/40.jpg)
Errors due to IDAC Mismatch
• IDACs exhibit initial mismatch and drift mismatch
• Two potential errors:– Gain Error
Only one IDAC is flowing through RTD but both IDACs flow through RREF.
Calculation assumes both IDACs are equal.– No 100% RLEAD cancellation
![Page 41: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/41.jpg)
Improved Implementation
• Eliminates gain error due to IDAC mismatch.
• Same current that excites RTD, is flowing through RREF.
• Harder to maintain IDAC compliance voltage,especially when using a 3.3V supply
AIN0
AIN1
IDAC1
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
AVDD
AVSS
PGA24-bit
ΔΣ ADCMux
IIDAC1
RBIAS
REFP0
REFN0
Reference MuxRREF
RLEAD3 IDAC2
IIDAC2
![Page 42: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/42.jpg)
IDAC Chopping
• IDAC “Chopping”– Two measurements with IDACs swapped are taken and averaged– Improves RLEAD compensation
• Note: Input filters need to settle before beginning a new conversion
AIN0
AIN1
IDAC1
3.3 V
0.1 mF
RLEAD2
RLEAD1
3-wire RTD
AVDD
AVSS
PGA24-bit
ΔΣ ADCMux
IIDAC1
RBIAS
REFP0
REFN0
Reference MuxRREF
RLEAD3 IDAC2
IIDAC2
REF
RTD
REF2IDAC
RTDIDAC2
REF1IDAC
RTDIDAC1
REF
IN
RTD2IDACRTDIDAC1)2(IN)1(ININ
LEADLEAD2LEAD1
LEAD21IDACRTDLEAD1IDAC2)2(IN
LEAD22IDACRTDLEAD1IDAC1)1(IN
R2
GainR
RI2
Gain2
RI
RI2
Gain2
RI
V2
GainV
2
RI
2
RI
2
VV V
RRR
RI)R(RI V
RI)R(RI V
![Page 43: RTD Measurement Step-by-step Design Procedure October 2014 Joachim Wurker Systems & Applications Manager Precision Delta-Sigma ADCs](https://reader035.vdocuments.us/reader035/viewer/2022062322/56649c905503460f94949e63/html5/thumbnails/43.jpg)
Achievable Resolution with ADS1248
• LSB size:
• Input referrerd Noise: 3.83uVpp
• Pt100 Sensitivity: 1mA x 0.385Ω/°C = 0.385mV/°C
• Temperature Resolution per Code: 49.2nV / 0.385mV/°C = 0.0001°C
• Noise Free Temperature Resolution: 3.83uVpp / 0.385mV/°C = 0.01°C
nV2.4942
V65.12
Gain2
V22424
REF