Report copyright - Module SpecificationHorizontal input timing diagram Figure 10. Vertical input timing diagram Parallel RGB input timing table PARAMETER SYMBOL MIN TYP MAX UNIT DCLK Frequency Fclk 26.4
Please pass captcha verification before submit form