Report copyright - Verilog modeling* for synthesis of ASIC designs · Verilog – created in 1984 by Philip Moorby of Gateway Design Automation (merged with Cadence) • IEEE Standard 1364-1995/2001/2005
Please pass captcha verification before submit form