Report copyright - COMPLEMENTARY MOS (CMOS) LOGIC · 8-input CMOS NAND gate as shown in Fig.12, the total delay through a 4-input NAND, a 2-input NOR, and an inverter is typically less than the delay
Please pass captcha verification before submit form