power-aware and bist-aware noc reuse on the testing of core-based systems Érika cota luigi carro...
TRANSCRIPT
![Page 1: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/1.jpg)
Power-Aware and BIST-Aware NoC Reuse on the Testing of
Core-based Systems
Érika Cota Luigi Carro
Flávio Wagner Marcelo Lubaszewski
UFRGS
Porto Alegre, Brazil
![Page 2: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/2.jpg)
b a c k n e x t h o m e
Context
SoC
core core core
corecorecore
![Page 3: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/3.jpg)
b a c k n e x t h o m e
Reuse Model
tester
SoC
core core core
corecorecore
![Page 4: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/4.jpg)
b a c k n e x t h o m e
Reuse Model
tester
SoC
core core core
corecorecore
![Page 5: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/5.jpg)
b a c k n e x t h o m e
Reuse Model
tester
SoC
core core core
corecorecore
![Page 6: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/6.jpg)
b a c k n e x t h o m e
Revisão dos principais objetivose fatores de sucesso
Improve the reuse the on-chip network as test access mechanism
minimal area overhead zero pin overhead feasible test time
Power consumption is an issue?
Optimal set of BISTed cores?
Goal
![Page 7: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/7.jpg)
b a c k n e x t h o m e
Revisão dos principais objetivose fatores de sucesso
NoC-based Test
Power consumption calculation
Modified scheduling
Considering BISTed cores
Experimental Results
Final Remarks
Outline
![Page 8: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/8.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT 1
CUT 2
input
input
output
output
![Page 9: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/9.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
input
![Page 10: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/10.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
input
![Page 11: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/11.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
output
![Page 12: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/12.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
output
![Page 13: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/13.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1input
![Page 14: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/14.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
input
![Page 15: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/15.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
output
![Page 16: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/16.jpg)
b a c k n e x t h o m e
Access Paths Within the NoC
CUT
CUTCUT 2
CUT 1
output
![Page 17: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/17.jpg)
b a c k n e x t h o m e
Parallelism Within the NoC
CUT 1
CUT 2
input
output
input
output
![Page 18: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/18.jpg)
b a c k n e x t h o m e
Pipeline Within the NoC
CUT 1
CUT 2
CUT 3
input
output
output
input
![Page 19: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/19.jpg)
b a c k n e x t h o m e
Pipeline Within the NoC
CUT 1
CUT 2
CUT 3
input
output
input
output
![Page 20: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/20.jpg)
b a c k n e x t h o m e
Pipeline Within the NoC
CUT 1
CUT 2
CUT 3
input
output
output
input
![Page 21: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/21.jpg)
b a c k n e x t h o m e
Pipeline Within the NoC
CUT 1
CUT 2
CUT 3
input
output
BOTTLENECKS!
![Page 22: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/22.jpg)
b a c k n e x t h o m e
Packets Scheduling
CUT 1
CUT 2
CUT 3
input
output
![Page 23: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/23.jpg)
b a c k n e x t h o m e
Packets Scheduling
CUT 1
CUT 2
CUT 3
input
output
![Page 24: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/24.jpg)
b a c k n e x t h o m e
Packets Scheduling
CUT 1
CUT 2
CUT 3
input
output
![Page 25: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/25.jpg)
b a c k n e x t h o m e
Packets Scheduling
CUT 1
CUT 2
CUT 3
input
output
![Page 26: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/26.jpg)
b a c k n e x t h o m e
Packets Scheduling
CUT 1
CUT 2
CUT 3
input
output
![Page 27: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/27.jpg)
b a c k n e x t h o m e
Reuse Algorithm
Define test packets
Define access paths for each core
Select a packet
Find available access path
Schedule packet
![Page 28: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/28.jpg)
b a c k n e x t h o m e
Power Consumption Calculation
Router
Core 2
Router
Core 3
Router
Core 4
Router
Core 5
Router
Core 6
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
Router
Core 1
![Page 29: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/29.jpg)
b a c k n e x t h o m e
Power Consumption Calculation
Router
Core 2
Router
Core 3
Router
Core 4
Router
Core 5
Router
Core 6
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
Router
Core 1
![Page 30: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/30.jpg)
b a c k n e x t h o m e
Power Consumption Calculation
Router
Core 2
Router
Core 3
Router
Core 4
Router
Core 5
Router
Core 6
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
Router
Core 1• F(#ffs, #gates, switching rate)• per cycle (any frequency)• per packet
![Page 31: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/31.jpg)
b a c k n e x t h o m e
Power Consumption Calculation
Router
Core 2
Router
Core 3
Router
Core 4
Router
Core 5
Router
Core 6
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
Router
Core 1• F(length,width,switching rate)• per cycle (any frequency)
![Page 32: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/32.jpg)
b a c k n e x t h o m e
Power Consumption Calculation
Router
Core 2
Router
Core 3
Router
Core 4
Router
Core 5
Router
Core 6
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
wrapp
er
Router
Core 1
• F(#ffs, #gates, switching rate)• per cycle (any frequency)• per pattern
![Page 33: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/33.jpg)
b a c k n e x t h o m e
Power Consumption of One Packet
CUT
CUT
CUT 1
input
4*PW(router) + 3*PW(channel) + PW(CUT+wrapper)
![Page 34: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/34.jpg)
b a c k n e x t h o m e
Power-Aware Scheduling
![Page 35: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/35.jpg)
b a c k n e x t h o m e
Power-Aware Scheduling
![Page 36: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/36.jpg)
b a c k n e x t h o m e
Power-Aware Scheduling
![Page 37: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/37.jpg)
b a c k n e x t h o m e
Experimental Setup
SOCIN Network– under development at UFRGS– Grid topology– 32-bit channels– deterministic routing (XY)
ITC’02 SoC Test Benchmarks– d695, g1023– Placement for synthetic applications
![Page 38: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/38.jpg)
b a c k n e x t h o m e
Experimental Results - d695
Cores consumption >> wrapper consumptionT
est
time
Power Limit
0
10000
20000
30000
40000
50000
nolimit
50% 40% 30% 20% 10%
1 in / 1out
2 in / 2 out
3 in / 3 out
4 in / 4 out
![Page 39: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/39.jpg)
b a c k n e x t h o m e
Experimental Results - g1023
Cores consumption >> wrapper consumption
Inputs/Outputs
No powerLimit
50% 30% 20% 10%
1/1 52145 52145(0%)
52296(0.29%)
51853 33521
2/2 31898 31547(-1.1%)
33032(3.56%)
41016 67962
3/3 22648 24869(9.8%)
25873(14.2%)
37757 64557
4/4 18851 19776(4.9%)
31488(67%)
37871 66088
![Page 40: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/40.jpg)
b a c k n e x t h o m e
Experimental Results - d695
Cores consumption wrapper consumptionT
est
time
Power Limit
01000020000300004000050000600007000080000
nolimit
50% 40% 30% 20% 10%
1 in / 1out
2 in / 2 out
3 in / 3 out
4 in / 4 out
![Page 41: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/41.jpg)
b a c k n e x t h o m e
Experimental Results - g1023
Cores consumption wrapper consumption
Inputs/Outputs
No powerLimit
50% 30% 20% 10%
1/1 52145 835 - - -
2/2 31898 34355 61 61 -
3/3 22648 38598 102 61 -
4/4 18851 38633 158 61 -
![Page 42: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/42.jpg)
b a c k n e x t h o m e
BIST-Aware Scheduling
Each core has a BISTed version– 30% more area– 50% more power consumption– 2x the number of test vectors
All cores BISTed– system test time = largest test time among
cores– power consumption may be na issue
![Page 43: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/43.jpg)
b a c k n e x t h o m e
BIST-Aware Scheduling
1) All cores BISTed
– maximum parallelization
– minimum test time?
2) Define test scheduling considering power constraints
3) Replace the core with largest test time by its external tested version
4) Repeat 2 and 3 until test time increases
![Page 44: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/44.jpg)
b a c k n e x t h o m e
Experimental Results - p22810
No power constraints
BISTed Cores
![Page 45: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/45.jpg)
b a c k n e x t h o m e
Experimental Results - p22810
No power constraints
BISTed Cores
![Page 46: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/46.jpg)
b a c k n e x t h o m e
Experimental Results - p22810
No power constraints
BISTed Cores
![Page 47: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/47.jpg)
b a c k n e x t h o m e
Experimental Results - p22810
Multiple BIST model
BISTed Cores
![Page 48: Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil](https://reader036.vdocuments.us/reader036/viewer/2022070305/55155f94550346486b8b4873/html5/thumbnails/48.jpg)
b a c k n e x t h o m e
Final Remarks
Alternative TAM for NoC-based SoCs
good trade-off test time x area X pin overhead even under power constraints (ETW’03)
Selection of the optimal set of BISTed cores for test time minimization (TRP’03)
Further selection of the best BIST method for the cores in the system