pass-transistor logic
TRANSCRIPT
![Page 1: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/1.jpg)
Pass-transistor LogicINEL 4207 - Slide Set 3 - Fall 2011
Monday, September 19, 11
![Page 2: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/2.jpg)
Figure 15.5 Conceptual pass-transistor logic gates. (a) Two switches, controlled by the input variables B and C, when connected in series in the path between the input node to which an input variable A is applied and the output node (with an implied load to ground) realize the function Y = ABC. (b) When the two switches are connected in parallel, the function realized is Y = A(B + C).
Monday, September 19, 11
![Page 3: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/3.jpg)
Figure 15.6 Two possible implementations of a voltage-controlled switch connecting nodes A and Y: (a) single NMOS transistor and (b) CMOS transmission gate.
Monday, September 19, 11
![Page 4: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/4.jpg)
Figure 15.7 A basic design requirement of PTL circuits is that every node have, at all times, a low resistancepath to either ground or VDD. Such a path does not exist in (a) when B is low and S1 is open. It is provided in
(b) through switch S2.
Monday, September 19, 11
![Page 5: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/5.jpg)
Figure 15.8
Monday, September 19, 11
![Page 6: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/6.jpg)
Monday, September 19, 11
![Page 7: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/7.jpg)
ExampleConsider the NMOS switch shown in figs. 15.8 and 15.9 for which µnCox =
50µA/V 2, µpCox = 20µA/V 2, |Vt0| = 1V , � = 0.5�
V , 2⇥f = 0.6V and VDD =5V . Let the transistor have W/L = 4µm/2µm, and assume C = 50fF .
1. For vi high, (fig. 15.8) find VOH .
2. If the output feeds a CMOS inverter whose (W/L)p = 2.5(W/L)n =10µm/2µm, find the static current in the inverter and its power dissi-pation when its input is the value found in (1). Find the inverter outputvoltage.
3. Find tPLH .
4. Find tPHL for the case with vi going low (fig. 15.9).
5. Find tp.
Monday, September 19, 11
![Page 8: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/8.jpg)
ExampleConsider the NMOS switch shown in figs. 15.8 and 15.9 for which µnCox =
50µA/V 2, µpCox = 20µA/V 2, |Vt0| = 1V , � = 0.5�
V , 2⇥f = 0.6V and VDD =5V . Let the transistor have W/L = 4µm/2µm, and assume C = 50fF .
1. For vi high, (fig. 15.8) find VOH .
2. If the output feeds a CMOS inverter whose (W/L)p = 2.5(W/L)n =10µm/2µm, find the static current in the inverter and its power dissi-pation when its input is the value found in (1). Find the inverter outputvoltage.
3. Find tPLH .
4. Find tPHL for the case with vi going low (fig. 15.9).
5. Find tp.
Answer: (1) VOH= 3.4V. (2) iDP = 18μA, PD = 90μW, vO = 0.08. (3) iD(0) = 800μA, iD(tPLH) = 50μA, iD, AV = 425μA, tPLH = C(VDD/2)/iD, AV = 0.29ns. (4) tPHL = 0.17ns. (5) tp = 0.23ns.
Monday, September 19, 11
![Page 9: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/9.jpg)
Figure 15.10 The use of transistor QR, connected in a feedback loop around the CMOS inverter, to restore the VOH level, produced by Q1, to VDD.
Monday, September 19, 11
![Page 10: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/10.jpg)
Figure 15.11 The CMOS transmission gate and its circuit symbol.
Monday, September 19, 11
![Page 11: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/11.jpg)
Figure 15.12
Monday, September 19, 11
![Page 12: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/12.jpg)
Transmission gate resistance empirical for-mula (for submicron technologies) (eq. 15.36)
RTG =12.5
(W/L)nk�
Monday, September 19, 11
![Page 13: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/13.jpg)
Figure 15.14 (a) A transmission gate connects the output of a CMOS inverter to the input of another. (b) Equivalent circuit for the purpose of analyzing the propagation delay of the circuit in (a).
Monday, September 19, 11
![Page 14: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/14.jpg)
Figure 15.15 A three-section RC ladder network.
Elmore delay formula (eq. 15.37):
tp = 0.69 [C1R1 + C2 (R1 + R2) + C3 (R1 + R2 + R3)]
Monday, September 19, 11
![Page 15: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/15.jpg)
For the circuit if fig. 15.14, fabricated us-
ing 0.13µm technology, Q
p
of the first in-
verter has W/L = 2, and both transistors
in the t.g. have W/L = 1. The caps are
C
out1 = 10fF , C
TG1 = C
TG2 = 5fF , and
C
in2 = 10fF . Use empirical formulas to
obtain R
P1 and R
TG
; the find t
p
.
Monday, September 19, 11
![Page 16: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/16.jpg)
Name: INEL4207 Ex. 2a
Student #: Sec.: March 29, 2011
2. The following diagram shows an NMOS transistor operating as a switch.
vYvA
vC
Assuming that µnCox = 300µA/V 2, W/L = 1.5, Vt0 = 1V , γ = 0.5V 1/3, and 2φF = 0.6V ,find
(a) the maximum voltage across the capacitor, vY , if vA = vC = 5V . (15 pts)
(b) the voltage that must be applied to vC so that the voltage across the capacitor, vY ,reaches 5V if vA = 5V . (10 pts)
(c) an estimate of the fall time tf that it takes for vY to drop from 90% to 10% of itsinitial value of 5V , using the average current method. Assume C = 1pF , vA = 0V andvC = 5V . (10 pts)
Monday, September 19, 11
![Page 17: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/17.jpg)
Name: INEL4207 Ex. 2a
Student #: Sec.: March 29, 2011
2. The following diagram shows an NMOS transistor operating as a switch.
vYvA
vC
Assuming that µnCox = 300µA/V 2, W/L = 1.5, Vt0 = 1V , γ = 0.5V 1/3, and 2φF = 0.6V ,find
(a) the maximum voltage across the capacitor, vY , if vA = vC = 5V . (15 pts)
(b) the voltage that must be applied to vC so that the voltage across the capacitor, vY ,reaches 5V if vA = 5V . (10 pts)
(c) an estimate of the fall time tf that it takes for vY to drop from 90% to 10% of itsinitial value of 5V , using the average current method. Assume C = 1pF , vA = 0V andvC = 5V . (10 pts)
Ans.: (a) vY=3.4V; (b) vC=6.8V; (c) iD1=3.6mA; iD2=0.84mA; tf=1.8ns
Monday, September 19, 11
![Page 18: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/18.jpg)
Figure 15.16 Realization of a two-to-one multiplexer using pass-transistor logic.
Monday, September 19, 11
![Page 19: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/19.jpg)
Figure 15.17 Realization of the XOR function using pass-transistor logic.
Monday, September 19, 11
![Page 20: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/20.jpg)
Figure 15.18 An example of a pass-transistor logic gate utilizing both the input variables and their complements. This type of circuit is therefore known as complementary pass-transistor logic, or CPL. Note that both the output function and its complement are generated.
Monday, September 19, 11
![Page 21: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/21.jpg)
Probs. 13, 16, 21
Monday, September 19, 11
![Page 22: Pass-transistor Logic](https://reader031.vdocuments.us/reader031/viewer/2022021207/6206291e8c2f7b17300500e4/html5/thumbnails/22.jpg)
Figure 15.19 (a) Basic structure of dynamic-MOS logic circuits. (b) Waveform of the clock needed to operate the dynamic logic circuit. (c) An example circuit.
Dynamic Logic
Monday, September 19, 11