october 2004computer hardware lecture 5 slide1 / 29 lecture 5 physical realisation of logic gates
TRANSCRIPT
![Page 1: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/1.jpg)
October 2004 Computer Hardware Lecture 5 Slide1 / 29
Lecture 5
Physical Realisation of Logic Gates
![Page 2: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/2.jpg)
October 2004 Computer Hardware Lecture 5 Slide2 / 29
Boolean Algebra as a Model of Logic Circuits?
Boolean Algebra is a good framework for describing the behaviour of logic circuits, but it is not complete.
For a practical machine we need to use real voltages, (e.g. ~3.5v for one and ~0.5v for zero), and we need to consider time delays for the signals to propagate through the circuit.
Hence Boolean Logic is only an approximation to the way in which a digital circuit operates
![Page 3: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/3.jpg)
October 2004 Computer Hardware Lecture 5 Slide3 / 29
Physical Models
All physical models are approximate.
For example Newtonian mechanics was thought to be exact until about 1900 when more accurate measurements showed that real planetary movements differed from the predicted ones.
However, Newtonian mechanics is enormously useful --you don’t need quantum theory to design a car!
![Page 4: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/4.jpg)
October 2004 Computer Hardware Lecture 5 Slide4 / 29
Time in Logic Circuits
We will see in this lecture that the most important deficiency of Boolean Logic is its inability to describe events happening at different moments in time.
Later in the course we will discuss ways in which we can cope with the problems caused by timing.
![Page 5: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/5.jpg)
October 2004 Computer Hardware Lecture 5 Slide5 / 29
A more detailled model
We can introduce a more detailed model of the operation of logic circuits, and for this we need three components:
The Resistor The Capacitor The Transistor
![Page 6: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/6.jpg)
October 2004 Computer Hardware Lecture 5 Slide6 / 29
The Resistor
This is a familiar device which is governed by Ohm’s Law:
V = I R
V
I
![Page 7: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/7.jpg)
October 2004 Computer Hardware Lecture 5 Slide7 / 29
Procedural vs. Mathematical Models
Ohm’s law is a simple mathematical model expressed by an equation.
For more complex devices, such as the transistor, it is possible to derive a mathematical equation, but it is much simpler to describe the behaviour of the device.
Such a description is called a procedural model
![Page 8: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/8.jpg)
October 2004 Computer Hardware Lecture 5 Slide8 / 29
S
D
G
The transistor as a switch
The transistor may be thought of a a switch with the three terminals labelled:
S : Source D : Drain G : Gate
![Page 9: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/9.jpg)
October 2004 Computer Hardware Lecture 5 Slide9 / 29
S
D
G
The rules
1. There is no connection between G and S or G and D
2. If the voltage between G and D (Vgd) is less than 2 volts there is no connection between S and D
3. If the voltage between G and D (Vgd) is greater than 2 volts S is connected directly to D
![Page 10: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/10.jpg)
October 2004 Computer Hardware Lecture 5 Slide10 / 29
The Invertor Circuit
We can now build an invertor using a resistor and a transistor, but we need to define our Boolean States in terms of voltages:
For example: V<1volt is equivalent to Boolean 0 V>3volts is equivalent to Boolean 1
![Page 11: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/11.jpg)
October 2004 Computer Hardware Lecture 5 Slide11 / 29
S
D
G
Vin Vout
R
5volts
I
Vr
The Invertor Case 1: Vin = 1volt (Boolean 0)
The switch is open
I = 0
Vr = 0 (Ohm's law)
Vout = 5v = Boolean 1
![Page 12: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/12.jpg)
October 2004 Computer Hardware Lecture 5 Slide12 / 29
S
D
G
Vin Vout
R
5volts
I
Vr
The Invertor Case 2: Vin = 5volt (Boolean 1)
The switch is closed
Vout = 0
Vr = 5
I = 5/R (Ohm's law)
![Page 13: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/13.jpg)
October 2004 Computer Hardware Lecture 5 Slide13 / 29
R
5voltsA
B
Out
Nor Gate
The nor gate
If both switches are open (input A and B both Boolean 0), the output is (5v Boolean 0)
![Page 14: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/14.jpg)
October 2004 Computer Hardware Lecture 5 Slide14 / 29
R
5volts A
B
Out
Nor Gate
The nor gate
If either switch is closed (either, or both, A and B Boolean 1), the output is 0v (Boolean 0)
![Page 15: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/15.jpg)
October 2004 Computer Hardware Lecture 5 Slide15 / 29
R
5volts
A
B
Out
Nand gate
The nand gate
The output falls to 0v (Boolean 0) only when both switches are closed. If either opens it rises to 5v (Boolean 1)
![Page 16: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/16.jpg)
October 2004 Computer Hardware Lecture 5 Slide16 / 29
AND and OR gates
We can construct an AND gate by connecting a NAND gate and an invertor together.
Similarly we can construct an OR gate by connecting a NOR together with an invertor.
These models, though simple are surprisingly close to the implementations used in practice.
![Page 17: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/17.jpg)
October 2004 Computer Hardware Lecture 5 Slide18 / 29
Time: electrons travelling through our circuit
Signal Propagation:it takes time for the transistor state to change. Vin
5
Time
td Vout
5
Time
![Page 18: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/18.jpg)
October 2004 Computer Hardware Lecture 5 Slide19 / 29
Goodbye to Boolean Algebra
Although the time delay does not seem very important, in practice it complicates logic circuit design.
Especially since Boolean Algebra does not incorporate this measure of “time”
![Page 19: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/19.jpg)
October 2004 Computer Hardware Lecture 5 Slide20 / 29
A
B
td
1
Out
td
1
1
2td
A
B
Out
td
td
td
The synchronisation problem
This example is artificial, but illustrates how a false result (sometimes called a spike) can be caused by time delays.
![Page 20: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/20.jpg)
October 2004 Computer Hardware Lecture 5 Slide21 / 29
A
B
td
1Out
td A
B
Out
td
Problem Break
Given that A and B have had their starting values for some time what output would you expect to result from the timing diagram given?
![Page 21: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/21.jpg)
October 2004 Computer Hardware Lecture 5 Slide22 / 29
Switch characteristics
The transistor is also not a proper switch.
For a proper switch:
Switch Closed 0 resistance
Switch Open resistance
But in practice neither of these extremes are reached
![Page 22: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/22.jpg)
October 2004 Computer Hardware Lecture 5 Slide23 / 29
Rds
Vgd
Rl
3v
Switch Open
Switch Closed
Changing State
Practical transistor characteristic
![Page 23: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/23.jpg)
October 2004 Computer Hardware Lecture 5 Slide24 / 29
G
S
D
S
D
G
Conceptual diagram Engineering symbol
Input capacitance
Another feature of the real transistor is that it has a small capacitor connected between the gate and the drain.
We can represent it schematically thus:
![Page 24: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/24.jpg)
October 2004 Computer Hardware Lecture 5 Slide25 / 29
The effect of the capacitor
The capacitor has the effect of introducing a time delay. In fact, it is responsible for the time delay td that we talked about previously.
To see why we need to introduce a model of the capacitor:
I= C (dV/dt)
I
V C
![Page 25: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/25.jpg)
October 2004 Computer Hardware Lecture 5 Slide26 / 29
Calculating the effect of the capacitor
Assume A is 0V 5 - V = IR
(Ohm's law modelling the resistors behaviour)
V = 5 - IR I = C(dV/dt)
(The capacitor law)
V = 5 - RC (dV/dt) (eliminate I using the capacitor
law above)
A
5v
V I
![Page 26: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/26.jpg)
October 2004 Computer Hardware Lecture 5 Slide27 / 29
Calculating the effect of the capacitor
Re arrange and integrate dV/(5-V) = (1/RC) dt - log (5-V) = t/RC + K If V=0 at t=0 it follows that K = -log(5) 5-V = exp(-t/RC + log(5)) = exp(-t/RC)exp(log(5)) = 5 exp(-t/RC) V = 5( 1- exp(-t/RC))
![Page 27: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/27.jpg)
October 2004 Computer Hardware Lecture 5 Slide28 / 29
Logic 1
A
V
Logic 0 Non Deterministic
Plotting the effect of the capacitor
From the previous slide: V = 5( 1- exp(-t/RC))
![Page 28: October 2004Computer Hardware Lecture 5 Slide1 / 29 Lecture 5 Physical Realisation of Logic Gates](https://reader036.vdocuments.us/reader036/viewer/2022062518/56649f4e5503460f94c6ed1b/html5/thumbnails/28.jpg)
October 2004 Computer Hardware Lecture 5 Slide29 / 29
Ideal logic Waveform
Practical Waveform
Practical representation of a square wave
Notice that the voltage will never reach 1 or 0
There is a non-deterministic time interval which limits the speed that the computer can go